

3-Wire Real-time Clock

Features

- Low current consumption: 0.4 μA typ. (VDD = 3.0 V, Ta = 25°C)
- Wide operating voltage range: 1.3 to 5.5 V
- Minimum time keeping operation voltage: 1.1 V
- Built-in clock adjustment function
- Built-in free user register
- 3-wire (micro wire) CPU interface(only for PT7C43190)
- Built-in alarm interrupter
- Built-in flag generator at power down or power on
- Auto calendar up to the year 2099, automatic leap year calculation function
- Built-in constant voltage circuit
- Built-in 32 kHz crystal oscillator circuit (Cd built in, Cg external)
- Lead free and Green Package: 8-pin SOIC, 8-pin TSSOP

Applications

- Digital still/video cameras
- Electronic power meters
- Mobile phones
- Car navigation
- TVs, VCRs

Description

The PT7C43190 serial real-time clock are low-current consumption 3-wire CMOS real-time clock IC that features a wide operating voltage range(1.3V to 5.5V) and can be driven on a variety of supply voltages, from a main supply. The time keeping current consumption of $0.4\mu A$ and minimum time keeping operation voltage of 1.1V enable greatly increased battery duration.

In a system that operates on a backup battery, the free register incorporated in the real-time clock can be used for the user backup memory function. The user register can hold data on a supply voltage as low as 1.1V (min.), so the data stored in the register before the main power supply was cut can be called any time after the voltage is restored.

This product also includes a clock adjustment function that enables wide-ranging correction of deviation in the frequency of the crystal oscillator at a minimum resolution of 1ppm. Also, by combining this function with a temperature sensor, the clock adjustment value can be set in accordance with changes in the temperature, which makes it possible to realize a clock function that retains a high degree of accuracy regardless of temperature variation.


Table 1 shows the basic functions of PT7C43190. More details are shown in section: Overview of Functions



Table 1 Basic functions of PT7C43190

Item		Function		PT7C43190
1	Oscillator	Source Crystal*		$\sqrt{}$
2	Time	Time display	12-hour	$\sqrt{}$
2	Time	Time dispiay	24-hour	$\sqrt{}$
3	Interrupt	Alarm	interrupt output	$\sqrt{2}$
4	Programn	nable square wave o	utput (Hz)	1Hz,2Hz,4Hz,8Hz,16Hz,32kHz
5	Communication	3-wire bus		$\sqrt{}$
3	Communication	В	urst mode	$\sqrt{}$
		IC	test mode	$\sqrt{}$
6	Control	Powe	er-on detector	$\sqrt{}$
		Power supply voltage detector		$\sqrt{}$
7		Clock calibratoin		V
8		Free register acess	V	

Pin Assignment




Pin Description

Pin no.	Pin	Description	Configuration
1	ĪNT	Interrupt signal output pin Depending on the mode set by INT1 register_1 and the status register, it outputs low or a clock when the time is reached. It is disabled by rewriting the status register.	Nch open-drain output (no protective diode on the side of VDD)
2	XOUT	Crystal oscillator connect pin (32,768 Hz)	
3	XIN	(Cd built in, Cg external)	-
4	VSS	Negative power supply pin (GND)	-
5	CS	Chip select input pin During "H": The SIO pin allows data I/O. The /SCK pin allows data input. During "L": The SIO pin is in the Hi-Z state. The /SCK pin is in the input-disabled state.	CMOS input (built-in pull-down resistance. No protective diode on the side of VDD)
6	SCK	Serial clock input pin Data I/O from the SIO pin is performed in synchronization with this clock. However, clock input is not accepted while the CS pin is "L."	CMOS input (no protective diode on the side of VDD)
7	SIO	Serial data I/O pin It is normally in the Hi-Z state while the CS pin is "L." When the CS pin changes from "L" to "H," the SIO pin is set to an input pin. It will then be set to an input or output pin, depending on the subsequently input command.	Nch open-drain output (no protective diode on the side of VDD) CMOS input
8	VDD	Positive power supply pin	-



Function Block



Maximum Ratings

Storage Temperature	55°C to +125°C
Ambient Temperature with Power Applied	40 °C to +85 °C
Supply Voltage to Ground Potential (Vcc to GND)	0.3 to +6.5V
DC Input (All Other Inputs except Vcc & GND)	0.3 to +6.5V
DC Output Voltage (SIO, INT pins)	0.3 to +6.5V
Power Dissipation	320mW
	(depend on package)

Note:

Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Recommended Operating Conditions

Symbol	Description	Test Conditions	Min	Type	Max	Unit
V_{DD}	Power voltage	$T_A = -40 \text{ to} + 85^{\circ}\text{C}$	1.3	3.0	5.5	V
V_{DH}	Time keeping voltage range	$T_A = -40 \text{ to} + 85^{\circ}\text{C}$	V_{DDTm}	-	5.5	V
V_{DDT}	Register hold voltage	$T_A = -40 \text{ to} + 85^{\circ}\text{C}$	V_{DDTm}	-	5.5	V
V_{DDTm}	Minimum time keeping voltage range	$T_A = -40 \text{ to} + 85^{\circ}\text{C}$	0.9*1	-	1.1	V
C_{L}	Crystal oscillator C _L value	-	-	-	7.0	pF
T_{A}	Operating temperature	$V_{DD} = 1.3 \text{ to } 5.5 \text{V}$	-40	+25	+85	°C

^{*1.} Reference value



DC Electrical Characteristics

Unless otherwise specified, $V_{DD} = 3.0V$, $T_A = -40$ °C to +85 °C, DS-VT-200 crystal oscillator ($C_L = 6$ pF, 32,768 Hz, Cg = 9.1 pF)

Parameter Symbol		Pin	Conditions	Min.	Тур.	Max.	Unit
Current consumption 1	I_{DD1}	-	Out of communication	-	0.4	0.65	μA
Current consumption 2	I_{DD2}	-	During communication (SCK =100 kHz)	-	3.3	8	μA
Input current leakage 1	$I_{\rm IZH}$	SCK, SIO	$V_{IN} = V_{DD}$	-0.5	-	0.5	μA
Input current leakage 2	$I_{\rm IZL}$	SCK, SIO	$V_{IN} = V_{SS}$	-0.5	-	0.5	μΑ
Input current 1	I_{IL1}	CS	$V_{IN} = 5.5 \text{ V}$	2	6	16	μΑ
Input current 2	I_{IL2}	CS	$V_{IN} = 0.4 \text{ V}$	40	110	300	μΑ
Input current 3	I_{IL3}	CS	$V_{IN} = 1.5 \text{ V}$	-	240	-	μA
Output current leakage 1	I_{OZH}	$\overline{SIO}, \overline{\overline{INT}}$	$V_{OUT} = V_{DD}$	-0.5	-	0.5	μΑ
Output current leakage 2	I_{OZL}	$\overline{SIO}, \overline{\overline{INT}}$	$V_{OUT} = V_{SS}$	-0.5	-	0.5	μΑ
Input voltage 1	V_{IH}	SCK, SIO, CS	-	$0.8 \times V_{DD}$	-	-	V
Input voltage 2	$V_{\rm IL}$	SCK, SIO, CS	-	-	-	$0.2 \times V_{DD}$	V
Output current 1	I_{OL1}	INT	V _{OUT} =0.4 V	1.0	1.4	-	mA
Output current 2 I _{OL2} SIO		SIO	V _{OUT} =0.4 V	5	10	-	mA
Power supply voltage detection voltage *1	$V_{ m DET}$	-	$Ta = -40 \text{ to } +85^{\circ}\text{C}$	V _{DDTm} + 0.15 *2	-	$V_{DDTm} + 0.4$	V

^{*1.} Power supply voltage detection voltage: Constantly maintains the relation of $V_{DET} > V_{DDTm}$ (minimum time keeping voltage).

Unless otherwise specified, V_{DD} = 5.0V, T_A = -40 °C to +85 °C, DS-VT-200 crystal oscillator (C_L = 6 pF, 32,768 Hz, C_g = 9.1 pF)

Parameter	Symbol	Applicable Pin	Conditions	Min.	Тур.	Max.	Unit
Current consumption 1	I_{DD1}	-	Out of communication	-	0.45	0.7	μΑ
Current consumption 2	I_{DD2}	-	During communication (SCK =100 kHz)	-	6	14	μΑ
Input current leakage 1	$I_{\rm IZH}$	SCK, SIO	$V_{\rm IN} = V_{\rm DD}$	-0.5	-	0.5	μA
Input current leakage 2	$I_{\rm IZL}$	SCK, SIO	$V_{IN} = V_{SS}$	-0.5	-	0.5	μΑ
Input current 1	I_{IL1}	CS	V _{IN} =5.5 V	8	20	50	μA
Input current 2	I_{IL2}	CS	V _{IN} =0.4 V	40	150	350	μA
Input current 3	I_{IL3}	CS	$V_{IN} = 2.5 \text{ V}$	-	660	-	μA
Output current leakage 1	I_{OZH}	SIO, INT	$V_{OUT} = V_{DD}$	-0.5	-	0.5	μA
Output current leakage 2	I_{OZL}	$\overline{SIO}, \overline{\overline{INT}}$	$V_{OUT} = V_{SS}$	-0.5	-	0.5	μA
Input voltage 1	V_{IH}	SCK, SIO, CS	-	$0.8 \times V_{DD}$	-	-	V
Input voltage 2	$V_{\rm IL}$	SCK, SIO, CS	-	-	-	$0.2 \times V_{DD}$	V
Output current 1	I_{OL1}	INT	V _{OUT} =0.4 V	1.0	1.4	-	mA
Output current 2 I _{OL2} SIO		SIO	$V_{OUT} = 0.4 \text{ V}$	6	13	-	mA
Power supply voltage detection voltage *1	$V_{ m DET}$	-	$Ta = -40 \text{ to } +85^{\circ}\text{C}$	$V_{\rm DDTm} + 0.15^{*2}$	-	$V_{DDTm} + 0.4$	V

^{*1.} Power supply voltage detection voltage: Constantly maintains the relation of $V_{DET} > V_{DDTm}$ (minimum time keeping voltage).


^{*2.} Reference value.

^{*2.} Reference value.




AC Electrical Characteristics

Input pulse voltage	$0.2 \times V_{CC}$ to $0.8 \times V_{CC}$
Input pulse rise/fall time	20 ns
Output determination voltage	$V_{OH} = 0.8 \times V_{CC}, V_{OL} = 0.2 \times V_{CC}$
Output load	80 pF +pull-up resistor 10 kΩ



Output Load Citcuit




Parameter	Symbo	$V_{DD} = 1.3$	3 to 3.0 V (V	$T_{\rm DD} = 3.0 \text{ V}$	$V_{DD} = 3.0$	to 5.5 V (V _{DD}	= 5.5 V)	Unit
Parameter	1	Min.	Тур.	Max.	Min.	Тур.	Max.	Umit
Clock pulse width	t_{SCK}	5	-	250000	1	ı	250000	μs
Setup time before CS rise	t_{DS}	1	-	=	0.2	ı	-	μs
Hold time after CS rise	t_{CSH}	1	-	=	0.2	-	-	μs
Input data setup time	t_{ISU}	1	-	-	0.2	-	-	μs
Input data hold time	$t_{\rm IHO}$	1	-	=	0.2	ı	-	μs
Output data definition time *1	t_{ACC}	-	-	3.5	-	-	1	μs
Setup time before CS fall	t_{CSS}	1	-	=	0.2	1	-	μs
Hold time after CS fall	t_{DH}	1	-	=	0.2	-	-	μs
Input rise/fall time	t_R, t_F	-	-	0.1	-	-	0.05	μs

^{*1.} Since the output format of the SIO pin is Nch open-drain output, output data definition time is determined by the values of the load resistance (R_L) and load capacity (C_L) outside the IC. Therefore, use this value only as a reference value.



Recommended Layout for Crystal



Built-in Capacitors Specifications and Recommended External Capacitors

Parameter		Symbol	Тур	Unit
Build-in capacitors	X1 to GND	C_G	5	pF
Bund-in capacitors	X2 to GND	C_{D}	5	pF
Recommended External capacitors for	X1 to GND	C_1	18	pF
crystal C _L =12.5pF	X2 to GND	C_2	18	pF
Recommended External capacitors for	X1 to GND	C_1	7	pF
crystal C _L =6pF	X2 to GND	C_2	7	pF

Note: The frequency of crystal can be optimized by external capacitor C_1 and C_2 , for frequency=32.768Hz, C_1 and C_2 should meet the equation as below:

 $Cpar + [(C_1+C_G)*(C_2+C_D)]/[(C_1+C_G)+(C_2+C_D)] = C_L$

Cpar is all parasitical capacitor between X1 and X2.

C_L is crystal's load capacitance.

Crystal Specifications

Parameter	Symbol	Min	Тур	Max	Unit
Nominal Frequency	f_{O}	=	32.768	=	kHz
Series Resistance	ESR	-	-	70	kΩ
Load Capacitance	C_{L}	=	6/12.5	=	pF



Function Description

Overview of Functions

Clock function

CPU can read or write data including the year (last two digits), month, date, day, hour, minute, and second. Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2099.

Alarm function

This device has two alarm system (Alarm 1 and Alarm 2) that outputs interrupt signals from /INT to CPU(PT7C43190) when the date, day of the week, hour, minute or second correspond to the setting. Each of them may output interrupt signal separately at a specified time. The alarm is be selectable between on and off for matching alarm or repeating alarm.

Programmable square wave output

Square wave output at pin 1. Six frequencies are selectable: 1, 2, 4, 8, 16, 32.768kHz.

Interface with CPU

For PT7C43190: 3-wire interface

Calibration function

With the calibration bits properly set, the accuracy can be improved to better than ± 2 ppm at 25°C.



Registers

Allocation of registers

PT7C43190

	Command			Data							
C2	C1	C0	Description	В7	В6	B5	B4	В3	B2	B1	В0
0	0	0	Status register_1 access	POC*4	BLD*4	INT2*3	INT1*3	SC1*2	SC0*2	12/24	RESET*1
0	0	1	Status register_2 access	TEST*5	INT2AE	SC*7	SC*7	32kE	INT1AE	INT1ME	INT1FE
				Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
				6	<u></u> 6	<u>*</u> 6	M10	M8	M4	M2	M1
			Real-time data 1 access	*6	<u>*</u> 6	D20	D10	D8	D4	D2	D1
0	1	0	(year data to second	*6	*6	<u>*</u> 6	*6	*6	W4	W2	W1
			data)	*6	AM/PM	H20	H10	H8	H4	H2	H1
				<u>*</u> 6	m40	m20	m10	m8	m4	m2	m1
				<u>*</u> 6	s20	s20	s10	s8	s4	s2	s1
			Real-time data 2 access	<u>*</u> 6	AM/PM	H20	H10	Н8	H4	H2	H1
0	1	1	(hour data to second	*6	m40	m20	m10	m8	m4	m2	m1
			data)	*6	s20	s20	s10	s8	s4	s2	s1
			INT1 register_1 access	A1WE	_ * ⁶	*6	*6	*6	W4	W2	W1
			(alarm time 1)	ATHE	AM/PM	H20	H10	H8	H4	H2	H1
		(INT1AE=1,INT1ME=0, A1mE m40 m20 m10 m8	m4	m2	m1						
1	0	0	INT1FE=0)	TTIIIL		11120	mio	1110	111-7	1112	1111
			INT1 register_1 access	7	7	7					
			(frequency duty setting)	SC*7	SC*7	SC* ⁷	16Hz	8Hz	4Hz	2Hz	1Hz
			(INT1ME=0,INT1FE=1)								
			INT1 register_2 access	A2WE	_ * ⁶	*6	*6	*6	W4	W2	W1
1	0	1	(alarm time 2)	A2HE	AM/PM	H20	H10	H8	H4	H2	H1
1		•	(INT2AE=1,INT2ME=0,	A2mE	m40	m20	m10	m8	m4	m2	m1
			INT2FE=0)				1110	0			
1	1	0	Clock adjustment	V7	V6	V5	V4	V3	V2	V1	V0
	1	Ů	register access								
1	1	1	Free register access	F7	F6	F5	F4	F3	F2	F1	F0

Caution:

^{*1.} Write-only flag. By writing "1" to this register, the IC is reset.

^{*2.} Scratch bit. R/W-enabled register that can be freely used by users.

^{*3.} Read-only flag. It is cleared when read. It is valid only when the alarm is set.

^{*4.} Read-only flag. "POC" is set to "1" when power is applied. It is cleared when read. For the "BLD", refer to "Power Supply Voltage Detector".

^{*5.} For IC testing. Normally set this register to "0".

^{*6.} No effect by writing. It is "0" when read.


^{*7.} This is a R/W-enabled register that does not affect interrupts.



Register configuration

1. Real-time data register


The real-time data register is a 56-bit register that stores the BCD code of the year, month, day, day of week, hour, minute, and second data. Any read/write operation performed by the real-time data access command transmits or receives the data from the LSB which is the first digit of the year.





2. Status register 1

Status register_1 is an 8-bit register that is used to display and set various modes. The bit configuration is shown below.



B7: POC

This flag is set to "1" at power-on. Once this flag is set to "1", it is not set to "0" even when the power supply voltage reaches or exceeds the detection voltage (VDET). This flag is read-only and can be read by the status register_1 access command. Once it is read, it is automatically set to "0". When the flag is "1", it must be initialized. For the method of initialization, refer to "Initialization at Power-on and Power-on Detector".

B6: BLD

If the power supply voltage detector detects a voltage of detection voltage (VDET) or less this flag is set to "1", which enables the detection of a power supply voltage drop. Once this flag is set to "1", it is not set to "0" even when the power supply voltage reaches or exceeds the detection voltage (VDET). This flag is read-only and can be read by the status register_1 access command. Once it is read, it is automatically set to "0". When the flag is "1", it must be initialized. For the method of initialization, refer to "Initialization at Power-on and Power-on Detector". and for the operation of the power supply voltage detector, refer to "Power Supply Voltage Detector".

B5, B4: INT2, INT1

When the interrupt signal is output from the $\overline{\text{INT}}$ pin using the alarm interrupt function, for an interrupt set by INT1, the INT1 flag is set to "1", and for an interrupt set by INT2, the INT2 flag is set to "1".

B3, B2: SC1, SC0

These flags configure a 2-bit SRAM type register that can be freely set by users. They are read and written within the operating voltage range (1.3 to 5.5 V).

B1: 12/24

This flag is used to set 12-hour or 24-hour expression.

0: 12-hour expression


1: 24-hour expression

B0: RESET

By setting this bit to "1", the internal IC is initialized. This is a write-only bit and is always "0" when it is read. Be sure to write "1" to the reset flag when applying the power supply voltage to the IC.

3. Status register_2

Status register_2 is an 8-bit register that is used to display and set various modes. The bit configuration is shown below.





B7: TEST

The TEST flag is a bit for testing the IC. If the TEST flag is set to "1", the IC is switched to the TEST mode. If this flag is "1", it is necessary to initialize it to "0" by setting the reset flag of status register 1 to "1".

B6: INT2AE

This flag is used to choose the state of $\overline{\text{INT}}$ pin output with alarm interrupt output set. When using the alarm 2 function, enable this flag and access INT1 register_2.

0: Alarm interrupt output is disabled.

1: Alarm interrupt output is enabled.

Caution Note that an alarm 2 interrupt is output from the \overline{INT} pin regardless of the settings of flags B3 to B1.

B5, B4: SC

These flags configure a 2-bit SRAM type register that can be freely set by users. They are read and written within the operating voltage range (1.3 to 5.5 V).

B3: 32kE, B2: INT1AE, B1: INT1ME, B0: INT1FE

These flags are used to select the output mode from the INT pin. Mode selections are shown below. When using the alarm 1 function, after setting the alarm interrupt mode, access INT1 register_1.

32kE	INT1AE	INT1ME	INT1FE	INT Pin Output Mode
0	0	0	0	No interrupt
1	*1	*1	*1	32 kHz output
0	*1	0	1	Selected frequency steady interrupt
0	*1	1	0	Per-minute edge interrupt
0	0	1	1	Per-minute steady interrupt 1 (50% duty)
0	1	0	0	Alarm interrupt
0	1	1	1	Per-minute steady interrupt 2

^{*1.} Don't care (Both of 0 and 1 are acceptable).

4. INT1 register_1 and INT1 register_2

INT1 register_1 and INT1 register_2 are interrupt setting registers that can be set independently. The interrupt is output from the INT pin under the OR condition of the two registers. INT1 register_1 allows setting the alarm time or frequency duty. INT1 register_2 allows setting the alarm time. The function is switched by using status register_2.


1) Alarm interrupt

Data set in INT1 register_1 and INT1 register_2 is considered as alarm time data. Having the same configuration as the hour and minute registers of the real-time data register, these registers represent hours and minutes with BCD codes. When setting these registers, do not set any nonexistent day. Data to be set must be in accordance with the 12-hour or 24-hour expression that is set in status register_1.

INT1 register_1

INT1 register_2





In INT1 register_1, A1WE, A1HE, and A1mE are respectively in the MSB of each byte. By setting each bit to "1", the setting of the day of week data, hour data, and minute data in the corresponding byte becomes valid. A2WE, A2HE, and A2mE of INT1 register_2 are the same.

The example of setting In case of the setting alarm time "PM 7:00" in INT1 register 1

a) 12-hour expression (status register 1 B1 = 0): set up 7:00 PM

Writing in INT1 register 1

Day of week data	0	*1	*1	*1	*1	*1	*1	*1
Hour data	1	1	0	0	0	1	1	1
Minute data	1	0	0	0	0	0	0	1
	MSB							LSB

^{*1.} Don't care (Both of 0 and 1 are acceptable).

b) 24-hour expression (status register_1 B1 = 1): set up 19:00 PM


Writing in INT1 register 1

Day of week data	0	*1	*1	*1	*1	*1	*1	*1
Hour data	1	1*2	0	1	1	0	0	1
Minute data	1	0	0	0	0	0	0	0
	MSB							LSB

^{*1.} Don't care (Both of 0 and 1 are acceptable).

2) Selected frequency steady interrupt

Data set in INT1 register_1 is considered as frequency duty data. By setting each bit from B4 to B0 of the register to "1", the frequency corresponding to each bit is selected in an ANDed form. The SC bits configure a 3-bit SRAM type register that can be set freely by users. These bits can be read and written within the operating voltage range (1.3 to 5.5 V). There is no impact on the duty function.




R/W: Read/Write-enabled

Example B4 to B0 = 0Ah


^{*2.} Set up AM/PM flag along with the time setting.





5. Clock adjustment register


The clock adjustment register is a 1-byte register that is used to logically correct real-time data. When not using the clock adjustment register, set this register to 00h using the clock adjustment register write command. For the "register value", refer to "Clock Adjustment Function".



R/W: Read/Write-enabled

6. Free register

The free register is a 1-byte SRAM type register that can be set freely by users. It can be read and written within the operating voltage range (1.3 to 5.5 V).



R/W: Read/Write-enabled

Initialization at Power-on and Power-on Detector

When power is applied to this IC, status register_1 is set to "80h" (bit 7 (POC flag) of status register_1 is set to "1") by the power-on detector and a 1 Hz clock is output from the INT pin. This function is provided to adjust the oscillation frequency. In normal use, the IC must be initialized at power-on. Initialization is performed by writing "1" to bit 0 (RESET flag) of status register_1. Also, the IC must be initialized when the POC flag is set to "1". After initialization, the POC flag is set to "0". For normal operation of the power-on detector, first hold the IC power supply voltage at 0 V and then increase it.



Register State After Initialization

The state of each register after initialization is as follows.

Real-time data register: 00 (year), 01 (month), 01 (day), 0 (day of week), 00 (hour), 00 (minute), 00 (second)

Status register 1: "0 0 0 0 B3 B2 B1 0 b" (only for PT7C43190)

(The B3, B2, and B1 data of status register_1 after initialization are set in B3, B2, and B1.)

Status register_1: "0 h * * * 0 b" (only for PT7C43390)

(B3, B2, and B1 are user setting data.)


Status register_2: "00h"
INT1 register_1: "00h"
INT1 register_2: "00h"
Clock adjustment register: "00h"
Free register: "00h"

Power Supply Voltage Detector

PT7C43190 has an internal power supply voltage detector, which monitors drops in the power supply voltage by reading the BLD flag. This circuit samples the voltage for only 15.6 ms per second. If the power supply voltage drops below the detection voltage (V_{DET}), the BLD latch circuit latches the "H" level, bit 6 (BLD flag) of internal status register_1 is set to "1", and sampling stops. Detection voltage and release voltage have approximate 0.15 V (Typ.) of hysteresis width respectively (Refer to "Characteristics"). Once "1" is detected in the BLD flag, no detection operation is performed unless initialization is performed or the BLD flag is read by the status register_1 access command, and "1" is held in the BLD flag. Sampling resumes only when the subsequent communication action is initialization or BLD flag read.

In addition, if this BLD flag is "1" after the power supply voltage is recovered, it must be initialized.

Caution In case the power supply voltage falls and returns after the latch circuit latches "H", the BLD flag can be read as "1" by a status register_1 access command first. After that the sampling is resumed and the read-out of the next BLD flag is performed, the BLD flag is reset and read as "0". Refer to the timing chart below.



Processing of Nonexistent Data and End-of-Month

When real-time data is written, the data is checked for validity, invalid data is processed, and the end-of month is corrected.

7. Processing of nonexistent data

Register	Normal Data	Error Data	Result
Year data	00 to 99	XA to XF, AX to FX	00
Month data	01 to 12	00, 13 to 19, XA to XF	01
Day data	01 to 31	00, 32 to 39, XA to XF	01
Day of week data	0 to 6	7	0
Hour data *1 (24-hour)	0 to 23	24 to 29, 3X, XA to XF	00
(12-hour)	0 to 11	12 to 19, 2X, 3X, XA to XF	00
Minute data	00 to 59	60 to 79, XA to XF	00
Second data *2	00 to 59	60 to 79, XA to XF	00



*1. For 12-hour expression, write the AM/PM flag.

The AM/PM flag is ignored in 24-hour expression, but "0" for 0 to 11 hours and "1" for 12 to 23 hours are read in a read operation.

*2. Processing of nonexistent data for second data is performed by a carry pulse one second after the end of writing. At this point, the carry pulse is sent to the minute counter.

8. Processing of end-of-month


A nonexistent day is set to the first day of the next month. If February 30th is written, March 1st is set. Leap year correction is also performed at this time.

Interrupts


The $\overline{\text{INT}}$ pin output mode is selected by the INT2AE, INT1AE, INT1ME, and INT1FE flags of status register_2. Note that when INT2AE is enabled, if the alarm 2 interrupt occurs, low is output from the $\overline{\text{INT}}$ pin regardless of the settings of the INT1AE, INT1ME, and INT1FE flags.

9. Alarm interrupt output

When the $\overline{\text{INT}}$ pin output mode is set as the alarm setting using status register_2 and the day of week, hour, and minute data is set in INT1 register_1 (or INT1 register_2), low is output from the $\overline{\text{INT}}$ pin when the set hour is reached. Since the output is held, rewrite INT1AE of status register 2 to "0" (or INT2AE to "0") using serial communication to set the output to high (OFF state).








- *1. Once it clears, even if it enables again within a coincidence period, "L" will not be output from an INT pin.
- *2. When an alarm output is turned on by change by the program within a concidence period, "L" is again output from an INT pin at the time of change of the following part.

10. Selected frequency steady interrupt output


When the INT pin output mode is set as the selected frequency steady interrupt setting using status register_2 and the frequency/duty data is set in INT1 register 1, the set clock is output.



11. Per-minute edge interrupt output

When the first minute carry is performed after the $\overline{\text{INT}}$ pin output mode is set as the per-minute edge interrupt using status register_2, low is output from the $\overline{\text{INT}}$ pin. Since the output is held, rewrite 32kE, INT1AE, INT1ME, and INT1FE of status register 2 to "0" using serial communication to set the output to high (OFF state).

32kE = 0, INT1AE = Don't care (0 or 1), INT1FE = 0




Caution Since the minute carry processing signal is retained for 123 µs, if communication disable or enable is executed during this period, low is output from the INT pin again.



12. Per-minute steady interrupt output 1

When the first minute carry is performed after the \overline{INT} pin output mode is set as per-minute steady interrupt 1 using status register_2, a clock whose cycle is 1 minute (50% duty) is output from the \overline{INT} pin.




Caution: When communication disable or enable is executed while the $\overline{\text{INT}}$ pin is low, low is output from the $\overline{\text{INT}}$ pin again.


13. Per-minute steady interrupt output 2

When the first minute carry is performed after the INT pin output mode is set as per-minute steady interrupt 2 using status register_2, low is output from the INT pin for a period of 7.9 ms in synchronization with the minute carry processing inside the IC. However, when real-time data is read, the minute carry processing is delayed by a maximum of 0.5 s and accordingly low output from the INT pin is also delayed by a maximum of 0.5 s. When the second data is rewritten by a real-time data write command, counting starts from the rewritten second data and as a result, the output interval during that period may become either longer or shorter.









Caution 1. When changing an output mode, give care to the state of INT1 register_1 and the output.

2. If per-minute edge interrupt output or per-minute steady interrupt output is chosen, INT1 register_1 has no meaning.



14. During power-on detector operation

When power is applied to this IC, power-on detection circuit operates, status register_1 is set to "80h" (bit 7 (POC flag) of status register_1 is set to 1) via the power-on detection circuit, and a 1 Hz clock is output from the $\overline{\text{INT}}$ pin.



Clock adjustment function

A clock adjustment function is provided to logically perform slow/fast adjustment of the 32 kHz clock and correct a slow/fast clock with high accuracy. Use the clock adjustment register to set this function. When not using this function, be sure to set it to 00h.

The clock adjustment register value is calculated by the following expression.

15. If current oscillation frequency > target frequency (in case the clock is fast)

Caution The figure range which can be corrected is that the calculated value is from 0 to 64.

- *1. The register value is the value set to the clock adjustment register. Set the binarized value of this value to the clock adjustment register.
- *2. This is the measurement value of the signal that is output to the $\overline{\text{INT}}$ pin when 1 Hz clock output setting is made $(32\text{kE} = 0, \text{INT}1\text{ME} = 0, \text{INT}1\text{FE} = 1, \text{INT}1 \text{ register}_1 \text{ is } 01\text{h}).$
- *3. This is the frequency to be adjusted by using the clock adjustment function.
- *4. For the minimum resolution, 3.052 ppm or 1.017 ppm can be set using B7 of the clock adjustment register. When B7 is 0, 3.052 ppm is set and logical slow/fast adjustment is performed every 20 seconds. When B7 is 1, 1.017 ppm is set and logical slow/fast adjustment is performed every 60 seconds.

	B7 =0	B7 =1
Slow/fast adjustment	Every 20 seconds	Every 60 seconds
Minimum resolution	3.052 ppm	1.017 ppm
Correction range	-195.3 ppm to +192.2 ppm	−65.1 ppm to +64.1 ppm

16. If current oscillation frequency < target frequency (in case the clock is slow)


Register value = Integral value
$$\frac{\text{(Target oscillation frequency)} - \frac{\text{(Current oscillation frequency)}}{\text{(Current oscillation frequency)}} \times \frac{\text{(Minimum resolution)}}{\text{(Minimum resolution)}} + 1$$

Caution The figure range which can be corrected is that the calculated value is from 0 to 62.



3-wire Interface

The PT7C43190 receives various commands via a 3-wire serial interface to read/write data. This section covers the transfer methods of this product. After making the CS pin "H", transmit the 4-bit fixed code "0110" and then transmit a 3-bit command followed by a 1-bit read/write command. Refer to "Serial Interface".



17. Data reading


When data is input from the SIO pin in synchronization with the falling of the \overline{SCK} clock after setting the CS pin to "H", the data is loaded internally in synchronization with the next rising of the \overline{SCK} clock. When R/\overline{W} bit = "1" is loaded at the eighth rising of the \overline{SCK} clock, the state of data reading is entered. Data corresponding to each command is then output in synchronization with the falling of the subsequent \overline{SCK} clock input. When the \overline{SCK} clock is less than 8, the IC is in the clock-wait status, and no processing is performed.

18. Data writing

When data is input from the SIO pin in synchronization with the falling of the \overline{SCK} clock after setting the CS pin to "H", the data is loaded internally in synchronization with the next rising of the \overline{SCK} clock. When R/\overline{W} bit = "0" is loaded at the eighth rising of the \overline{SCK} clock, the state of data writing is entered. In this state, the data, which is input in synchronization with the falling of the subsequent \overline{SCK} clock input, is written to registers according to each command. Similar to when reading, when the \overline{SCK} clock is less than 8, the IC is in the clock-wait status, and no processing is performed.


19. 3-wire Bus's Basic Transfer Format

1) Real-time data access 1






2) Real-time data access 2



3) Status register 1 access and status register 2 access



*1: 0: Status register_1 selected; 1: Status register_2 selected


4) INT1 register_1 access and INT1 register_2 access

Since data written to and read from INT1 register_1 varies according to the setting of status register_2, be sure to set status register_2 before reading/writing INT1 register_1. When an alarm is set using status register_2, these registers function as 3-byte alarm time data registers, and other than that, they function as 1-byte registers. When the selected frequency steady interrupt setting is set, the data in these registers is frequency duty setting data.

Caution Alarm data and frequency duty data cannot be operated simultaneously.


The INT2AE setting of status register_2 must be made before reading/writing INT1 register_2. When the INT2AE is "1", it is 3-byte alarm time data. INT1 register_2 does not include frequency duty data. For details of each data, refer to "Status register_1" and "Status register 2".






*1. 0: INT1 register_1 selected, 1:INT1 register_2 selected

INT1 Register_1 Access and INT1 Register_2 Access




INT1 Register_1 (Frequency Duty Data) Access

5) Clock adjustment register access






6) Free register access






Mechanical Information

WE (SOIC-8)





LE (TSSOP-8)



Ordering Information

Part Number	Package Code	Package		
PT7C43190WE	W	Lead free and Green 8-Pin SOIC		
PT7C43190LE	L	Lead free and Green 8-Pin TSSOP		

Note:

- E = Pb-free and Green
- Adding X Suffix= Tape/Reel

Pericom Semiconductor Corporation • 1-800-435-2336 • www.pericom.com

Pericom reserves the right to make changes to its products or specifications at any time, without notice, in order to improve design or performance and to supply the best possible product. Pericom does not assume any responsibility for use of any circuitry described other than the circuitry embodied in Pericom product. The company makes no representations that circuitry described herein is free from patent infringement or other rights, of Pericom.