


CTLDM7181-M832D

**SURFACE MOUNT
N-CHANNEL AND P-CHANNEL
ENHANCEMENT-MODE
COMPLEMENTARY SILICON MOSFETS**



Top View Bottom View

TLM832D CASE**APPLICATIONS:**

- Switching Circuits
- DC - DC Converters
- Battery powered portable devices

MAXIMUM RATINGS: ($T_A=25^{\circ}\text{C}$)

Drain-Source Voltage
Gate-Source Voltage
Continuous Drain Current (Steady State)
Continuous Drain Current, $t \leq 5.0\text{s}$
Continuous Source Current (Body Diode)
Maximum Pulsed Drain Current, $t_p=10\mu\text{s}$
Maximum Pulsed Source Current, $t_p=10\mu\text{s}$
Power Dissipation (Note 1)
Operating and Storage Junction Temperature
Thermal Resistance (Note 1)

ELECTRICAL CHARACTERISTICS: ($T_A=25^{\circ}\text{C}$)

SYMBOL	TEST CONDITIONS
I_{GSS}, I_{GSSR}	$V_{GS}=8.0\text{V}, V_{DS}=0$
I_{DSS}	$V_{DS}=20\text{V}, V_{GS}=0$
BV_{DSS}	$V_{GS}=0, I_D=250\mu\text{A}$
$V_{GS(th)}$	$V_{DS}=10\text{V}, I_D=1.0\text{mA}$
$V_{GS(th)}$	$V_{DS}=V_{GS}, I_D=250\mu\text{A}$
V_{SD}	$V_{GS}=0, I_S=1.0\text{A}$
V_{SD}	$V_{GS}=0, I_S=360\text{mA}$
$r_{DS(ON)}$	$V_{GS}=4.5\text{V}, I_D=0.5\text{A}$
$r_{DS(ON)}$	$V_{GS}=4.5\text{V}, I_D=0.95\text{A}$
$r_{DS(ON)}$	$V_{GS}=2.5\text{V}, I_D=0.5\text{A}$
$r_{DS(ON)}$	$V_{GS}=4.5\text{V}, I_D=0.77\text{A}$
$r_{DS(ON)}$	$V_{GS}=1.5\text{V}, I_D=0.1\text{A}$
$r_{DS(ON)}$	$V_{GS}=2.5\text{V}, I_D=0.67\text{A}$
$r_{DS(ON)}$	$V_{GS}=1.8\text{V}, I_D=0.2\text{A}$
$Q_{g(tot)}$	$V_{DS}=10\text{V}, V_{GS}=4.5\text{V}, I_D=1.0\text{A}$
Q_{gs}	$V_{DS}=10\text{V}, V_{GS}=4.5\text{V}, I_D=1.0\text{A}$
Q_{gd}	$V_{DS}=10\text{V}, V_{GS}=4.5\text{V}, I_D=1.0\text{A}$

Notes: (1) FR-4 Epoxy PCB with copper mounting pad area of 54mm^2 .



www.centrasemi.com

DESCRIPTION:

The CENTRAL SEMICONDUCTOR CTLDM7181-M832D is a Dual complementary N-Channel and P-Channel Enhancement-mode MOSFET, designed for high speed pulsed amplifier and driver applications. These MOSFETs offer Low $r_{DS(ON)}$ and Low Threshold Voltages.

MARKING CODE: CFK

- Device is **Halogen Free** by design

FEATURES:

- Dual complementary MOSFETs
- Low $r_{DS(ON)}$
- High current
- Logic level compatibility

SYMBOL	N-CH (Q1)	P-CH (Q2)	UNITS
V_{DS}	20	20	V
V_{GS}	8.0	8.0	V
I_D	1.0	0.86	A
I_D	-	0.95	A
I_S	-	0.36	A
I_{DM}	4.0	4.0	A
I_{SM}	-	4.0	A
P_D	1.65		W
T_J, T_{stg}	-65 to +150		$^{\circ}\text{C}$
θ_{JA}	76		$^{\circ}\text{C/W}$

N-CH (Q1)			P-CH (Q2)			UNITS
MIN	TYP	MAX	MIN	TYP	MAX	
-	-	10	-	.001	.05	μA
-	-	10	-	.005	0.5	μA
20	-	-	20	24	-	V
0.5	-	1.2	-	-	-	V
-	-	-	0.45	0.76	1.0	V
-	-	1.1	-	-	-	V
-	-	-	-	-	0.9	V
-	.075	0.10	-	-	-	Ω
-	-	-	-	.085	0.15	Ω
-	0.10	0.14	-	-	-	Ω
-	-	-	-	.085	0.142	Ω
-	0.17	0.25	-	-	-	Ω
-	-	-	-	0.13	0.20	Ω
-	-	-	-	0.19	0.24	Ω
-	2.4	-	-	3.56	-	nC
-	0.25	-	-	0.36	-	nC
-	0.65	-	-	1.52	-	nC

R2 (2-August 2011)

CTLDM7181-M832D

**SURFACE MOUNT
N-CHANNEL AND P-CHANNEL
ENHANCEMENT-MODE
COMPLEMENTARY SILICON MOSFETS**






ELECTRICAL CHARACTERISTICS - Continued:

SYMBOL	TEST CONDITIONS
g _{FS}	V _{DS} =10V, I _D =0.5A
g _{FS}	V _{DS} =10V, I _D =810mA
C _{rss}	V _{DS} =10V, V _{GS} =0, f=1.0MHz
C _{rss}	V _{DS} =16V, V _{GS} =0, f=1.0MHz
C _{iss}	V _{DS} =10V, V _{GS} =0, f=1.0MHz
C _{iss}	V _{DS} =16V, V _{GS} =0, f=1.0MHz
C _{oss}	V _{DS} =10V, V _{GS} =0, f=1.0MHz
C _{oss}	V _{DS} =16V, V _{GS} =0, f=1.0MHz
t _{on}	V _{DD} =10V, V _{GS} =5.0V, I _D =0.5A
t _{on}	V _{DD} =10V, V _{GS} =4.5V, I _D =950mA, R _G =6.0Ω
t _{off}	V _{DD} =10V, V _{GS} =5.0V, I _D =0.5A
t _{off}	V _{DD} =10V, V _{GS} =4.5V, I _D =950mA, R _G =6.0Ω

	N-CH (Q1)		P-CH (Q2)		UNITS
	TYP	MIN	TYP	MIN	
	4.2	-	-	-	S
	-	2.0	-	-	S
	45	-	-	-	pF
	-	-	80	-	pF
	220	-	-	-	pF
	-	-	200	-	pF
	120	-	-	-	pF
	-	-	60	-	pF
	25	-	-	-	ns
	-	-	20	-	ns
	140	-	-	-	ns
	-	-	25	-	ns


TLM832D CASE - MECHANICAL OUTLINE



SYMBOL	DIMENSIONS			
	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.007	0.012	0.170	0.300
B	-	0.005	-	0.125
C	0.114	0.122	2.900	3.100
D	0.075	0.083	1.900	2.100
E	0.006	0.010	0.150	0.250
F	0.026	0.030	0.650	0.750
G	0.031	0.039	0.800	1.000
H	0.000	0.002	0.000	0.050
J	0.009	0.013	0.240	0.340
K	0.006	0.014	0.160	0.360
L	0.008	0.018	0.200	0.450
M	0.013		0.325	
N	0.026		0.650	
P	0.040	0.048	1.010	1.210
Q	0.004		0.100	
R	0.032	0.040	0.820	1.020
S	0.017	0.025	0.430	0.630

TLM832D (REV: R2)

PIN CONFIGURATION



LEAD CODE:

- 1) Gate Q1
- 2) Source Q1
- 3) Gate Q2
- 4) Source Q2
- 5) Drain Q2
- 6) Drain Q2
- 7) Drain Q1
- 8) Drain Q1

MARKING CODE: CFK

R2 (2-August 2011)

* Note:

- Exposed pad P1 common to pins 7 and 8
- Exposed pad P2 common to pins 5 and 6