


NPN TRIPLE DIFFUSED PLANAR SILICON TRANSISTOR

BU508A



TO- 3PN Non Isolated
Plastic Package

Color TV Horizontal Output Application (No Damper Diode)

ABSOLUTE MAXIMUM RATINGS ($T_a=25^\circ\text{C}$ Unless Specified Otherwise)


DESCRIPTION	SYMBOL	VALUE	UNIT
Collector -Base Voltage	V_{CBO}	1500	V
Collector -Emitter Voltage	V_{CEO}	700	V
Emitter Base Voltage	V_{EBO}	5.0	V
Collector Current	I_C	5	A
Total Power Dissipation up to $T_c=25^\circ\text{C}$	P_{tot}	50	W
Junction Temperature	T_j	150	$^\circ\text{C}$
Storage Temperature	T_{stg}	- 55 to +150	$^\circ\text{C}$

ELECTRICAL CHARACTERISTICS ($T_a=25^\circ\text{C}$ Unless Specified Otherwise)


DESCRIPTION	SYMBOL	TEST CONDITION	MIN	TYP	MAX	UNIT
Collector Cut off Current	I_{CEO}	$V_{CE}=800\text{V}, I_B=0$			1.0	mA
Collector Cut off Current	I_{CBO}	$V_{CB}=800\text{V}, I_E=0$			100.0	μA
Emitter Cut off Current	I_{EBO}	$V_{EB}=4\text{V}, I_C=0$			1.0	mA
Collector Emitter Voltage	V_{CEO}	$I_C=50\text{mA}, I_B=0$	160			V
DC Current Gain	h_{FE}	$I_C=1\text{A}, V_{CE}=5\text{V}$	8			
Collector Emitter Saturation Voltage	$V_{CE(sat)}$	$I_C=5\text{A}, I_B=1\text{A}$			5.0	V

TO- 3PN Non Isolated
Plastic Package

TO-3PN Non Isolated Leaded Plastic Package




Pin 1: Base
Pin 2: Collector
Pin 3: Emitter



DIM	Min	Max
A	15.20	16.00
B	1.90	2.10
C	4.60	5.00
D	3.10	3.30
E		9.60
F		2
G	0.35	0.55
H		1.4
J	5.35	5.55

DIM	Min	Max
K	20.00	
L	19.60	20.20
M	0.95	1.25
N		2.00
O		3.00
P		4.00
R		4.00
S		1.80
T	4.80	5.20

All Dimensions are in mm



Packaging Information

Package/ Case Type	Packaging Type	Std. Packing Qty	Inner Carton			Outer Carton		
			Qty	Size L x W x H (cm)	Gross Weight (Kg)	Qty	Size L x W x H (cm)	Gross Weight (Kg)
TO-3PN	Bulk	500	0.5K	19 x 19 x 8	2.00	3K	46 x 38 x 22	21.2

Bulk: Loose in poly bags
K: 1,000

Component Disposal Instructions

1. CDIL Semiconductor Devices are RoHS compliant, customers are requested to please dispose as per prevailing Environmental Legislation of their Country.
2. In Europe, please dispose as per EU Directive 2002/96/EC on Waste Electrical and Electronic Equipment (WEEE).



Precautions for physical handling of Power Plastic Transistors (TO-126, TO-220 Series, TO-220FP, TO-3P, TO-3PN)

It is a fundamentally accepted fact that a higher junction operating temperature accelerates failure. Circuit designers, must therefore ensure minimum temperature rise keeping in view Safe Operating Area (SOA) characteristics as well as suitable mounting on a properly designed heat sink. When mounting power transistors certain precautions must be taken in operations such as bending of leads, mounting of heat sink, soldering and removal of flux residue. If these operations are not carried out correctly, the device can be damaged or reliability compromised.

1. Bending and cutting leads

The bending or cutting of the leads requires the following precautions:

- 1.1 When bending the leads they must be clamped tightly between the package and the bending point to avoid strain on the package (in particular in the area where the leads enter the resin). This also applies to cutting the leads (Fig. 1).
- 1.2 The leads must be bent at a minimum distance of 3 mm from the package (Fig. 2a).
- 1.3 The leads should not be bent at an angle of more than 90° and they must be bent only once (Fig. 2b).
- 1.4 The leads must never be bent laterally (Fig. 2c).
- 1.5 Check that the tool used to cut or form the leads does not damage them or ruin their surface finish.



2. Mounting on printed circuit

During mounting operations be careful not to apply stress to the power transistor.


- 2.1 Adhere strictly to the pin spacing of the transistor to avoid forcing the leads.
- 2.2 Leave a suitable space between printed circuit and transistor; if necessary use a spacer.
- 2.3 When fixing the device to the printed circuit do not put mechanical stress on the transistor. For this purpose the device should be soldered to the printed circuit board after the transistor has been fixed to the heat sink and the heat sink to the printed circuit board.

3. Soldering

In general a transistor should never be exposed to high temperature for any length of time. It is therefore preferable to use soldering methods where the transistor is exposed to the lowest possible temperatures for a short time.


- 3.1 Tolerable conditions are 260°C for 10 sec or 350°C for 3 sec. The graphs in fig. 3 give an idea of the excess junction temperature during the soldering process for a TO-220. It is also important to use suitable fixes for the tin baths to avoid deterioration of the leads or of the package resin.
- 3.2 An excess of residual flux between the pins of the transistor or in contact with the resin can reduce the long-term reliability of the device. The solvent for removing excess fluid must be chosen with care. The use of

solvents derived from trichloroethylene is not recommended on plastic packages because the residue can cause corrosion. Recommended solvents are freon or isopropyl alcohol.



4. Mounting on Heat sink

To exploit best the performance of power transistor a heat sink with R_{th} suitable for the power that the transistor will dissipate must be used.



**TO- 3PN Non Isolated
Plastic Package****Disclaimer**

The product information and the selection guides facilitate selection of the CDIL's Semiconductor Device(s) best suited for application in your product(s) as per your requirement. It is recommended that you completely review our Data Sheet(s) so as to confirm that the Device(s) meet functionality parameters for your application. The information furnished in the Data Sheet and on the CDIL Web Site/CD are believed to be accurate and reliable. CDIL however, does not assume responsibility for inaccuracies or incomplete information. Furthermore, CDIL does not assume liability whatsoever, arising out of the application or use of any CDIL product; neither does it convey any license under its patent rights nor rights of others. These products are not designed for use in life saving/support appliances or systems. CDIL customers selling these products (either as individual Discrete Semiconductor Devices or incorporated in their end products), in any life saving/support appliances or systems or applications do so at their own risk and CDIL will not be responsible for any damages resulting from such sale(s).

CDIL strives for continuous improvement and reserves the right to change the specifications of its products without prior notice.



CDIL is a registered Trademark of
Continental Device India Limited

C-120 Naraina Industrial Area, New Delhi 110 028, India.
Telephone + 91-11-2579 6150, 4141 1112 Fax + 91-11-2579 5290, 4141 1119
email@cdil.com www.cdilsemi.com