



DM9102H
Single Chip Fast Ethernet NIC Controller

DAVICOM Semiconductor, Inc.

DM9102H

Single Chip Fast Ethernet
NIC Controller

DATA SHEET

Final

*Version: DM9102H-DS-F01
February 15, 2008*



Content

1. General Description	0
2. Block Diagram	0
3. Features	1
4. Pin Configuration: 128 pin LQFP	2
5. Pin Description	3
5.1 PCI Bus Interface Signals	3
5.2 Boot ROM and EEPROM Interfaces	4
5.3 LED Pins	5
5.4 Network Interface	5
5.5 Miscellaneous Pins	6
5.6 Power Pins	7
5.7 NC Pins	7
6. Register Definition	8
6.1 PCI Configuration Registers.....	8
6.1.1 Identification ID (xxxxxx00H - PCIID)	9
6.1.2 Command & Status (xxxxxx04H - PCICS).....	9
6.1.3 Revision ID (xxxxxx08H - PCIRV)	11
6.1.4 Miscellaneous Function (xxxxxx0cH - PCILT)	12
6.1.5 I/O Base Address (xxxxxx10H - PCIIO).....	12
6.1.6 Memory Mapped Base Address (xxxxxx14H - PCIMEM).....	13
6.1.7 Subsystem Identification (xxxxxx2cH - PCISID).....	13
6.1.8 Expansion ROM Base Address (xxxxxx30 - PCIROM)	14
6.1.9 Capabilities Pointer (xxxxxx34H - Cap_Ptr)	14
6.1.10 Interrupt & Latency Configuration (xxxxxx3cH - PCIINT)	15
6.1.11 Device Specific Configuration Register (xxxxxx40H- PCIUSR).....	15
6.1.12 Power Management Register (xxxxxx50H~PCIPMR).....	16
6.1.13 Power Management Control/Status (xxxxxx54H~PMCSR).....	17
6.2 Control and Status Registers (CR).....	18
6.2.1 System Control Register (CR0)	19
6.2.2 Transmit Descriptor Poll Demand (CR1)	19
6.2.3 Receive Descriptor Poll Demand (CR2).....	19
6.2.4 Receive Descriptor Base Address (CR3)	20
6.2.5 Transmit Descriptor Base Address (CR4).....	20
6.2.6 Network Status Report Register (CR5).....	20
6.2.7 Network Operation Mode Register (CR6).....	22
6.2.8 Interrupt Mask Register (CR7).....	24
6.2.9 Statistical Counter Register (CR8).....	26
6.2.10 Management Access Register (CR9)	26
6.2.11 PHY Status Register (CR12).....	28



6.2.12 Sample Frame Access Register (CR13)	29
6.2.13 Sample Frame Data Register (CR14).....	29
6.2.14 Watchdog and Jabber Timer Register (CR15).....	29
6.3 PHY Management Register Set.....	30
6.3.1 Basic Mode Control Register (BMCR) – 0	31
6.3.2 Basic Mode Status Register (BMSR) – 1	32
6.3.3 PHY Identifier Register #1 (PHYIDR1) – 2	33
6.3.4 PHY Identifier Register #2 (PHYIDR2) - 3	33
6.3.5 Auto-negotiation Advertisement Register (ANAR) – 4	33
6.3.6 Auto-negotiation Link Partner Ability Register (ANLPAR) – 5.....	35
6.3.7 Auto-negotiation Expansion Register (ANER) – 6	36
6.3.8 DAVICOM Specified Configuration Register (DSCR) – 10H	36
6.3.9 DAVICOM Specified Configuration and Status Register (DSCSR) – 11H	37
6.3.10 10BASE-T Configuration/Status (10BTCSRCSR) – 12H	38
6.3.11 Power down Control Register (PWDOR) – 13H	38
6.3.12 (Specified config) Register – 20.....	39
6.3.13 Power Saving Control Register (PSCR) – 1DH.....	40
7. Functional Description.....	41
7.1 System Buffer Management.....	41
7.1.1 Overview	41
7.1.2 Data Structure and Descriptor List.....	41
7.1.3 Buffer Management -- Chain Structure Method.....	41
7.1.4 Descriptor List: Buffer Descriptor Format	42
7.1.5 Setup Frame	46
7.2 Initialization Procedure.....	48
7.2.1 Data Buffer Processing Algorithm.....	48
7.2.2 Receive Data Buffer Processing.....	48
7.2.3 Transmit Data Buffer Processing.....	49
7.3 Network Function	50
7.3.1 Overview	50
7.3.2 Receive Process and State Machine	50
7.3.3 Transmit Process and State Machine	50
7.3.4 Physical Layer Overview	50
7.4 Serial Management Interface.....	51
7.4.1 Management Interface - Read Frame Structure	51
7.4.2 Management Interface - Write Frame Structure	51
7.5 Power Management.....	52
7.5.1 Overview	52
7.5.2 PCI Function Power Management States.....	52
7.5.3 The Power Management Operation.....	52
7.6 Sample Frame Programming Guide:	54
7.7 EEPROM Overview.....	55
7.7.1 Subsystem ID Block.....	55
7.7.2 Vendor ID	55
7.7.3 Word Offset (04): Auto_Load_Control	55
7.7.4 Word Offset (04): New_Capabilities_Enable	55
7.7.5 Word Offset (07): PMC	55
7.7.6 Word Offset (07): Control.....	55



7.7.7 Word Offset (10~12): Ethernet Address	56
7.7.8 Example of DM9102H EEPROM Format	56
7.8 External MII Interface	57
7.8.1 The Sharing Pin Table.....	57
8. DC and AC Electrical Characteristics	58
8.1 Absolute Maximum Ratings (25°C).....	58
8.2 Operating Conditions	58
8.3 DC Electrical Characteristics.....	59
8.4 AC Electrical Characteristics & Timing Waveforms	60
8.4.1 PCI Clock Specifications Timing	60
8.4.2 Other PCI Signals Timing Diagram.....	60
8.4.3 Boot ROM Timing.....	61
8.4.4 EEPROM Read Timing	61
8.4.5 TP Interface	62
8.4.6 Oscillator/Crystal Timing	62
8.4.7 Auto-negotiation and Fast Link Pulse Timing Parameters.....	62
8.4.8 Fast Link Pulses.....	63
9. Application Notes	64
9.1 Network Interface Signal Routing.....	64
9.2 10Base-T/100Base-TX Application.....	64
9.3 10Base-T/100Base-TX (Power Reduction and non-auto-MDIX Application)	65
9.4 Power Supply Decoupling Capacitors.....	66
9.5 Ground Plane Layout	67
9.6 Power Plane Partitioning.....	68
9.7 Magnetics Selection Guide	69
9.8 Crystal Selection Guide.....	70
10. Package Information	71
11. Ordering Information	72