

**8M-WORD BY 64-BIT SYNCHRONOUS DYNAMIC RAM MODULE  
UNBUFFERED TYPE****Description**

The MC-458CB646EFB, MC-458CB646PFB and MC-458CB646XFB are 8,388,608 words by 64 bits synchronous dynamic RAM module on which 4 pieces of 128M SDRAM:  $\mu$ PD45128163 are assembled.

This module provides high density and large quantities of memory in a small space without utilizing the surface-mounting technology on the printed circuit board.

Decoupling capacitors are mounted on power supply line for noise reduction.

**Features**

- 8,388,608 words by 64 bits organization
- Clock frequency and access time from CLK

Part number	/CAS latency	Clock frequency (MAX.)	Access time from CLK (MAX.)
MC-458CB646EFB-A80	CL = 3	125 MHz	6 ns
	CL = 2	100 MHz	6 ns
MC-458CB646EFB-A10	CL = 3	100 MHz	6 ns
	CL = 2	77 MHz	7 ns
MC-458CB646PFB-A80	CL = 3	125 MHz	6 ns
	CL = 2	100 MHz	6 ns
MC-458CB646PFB-A10	CL = 3	100 MHz	6 ns
	CL = 2	77 MHz	7 ns
MC-458CB646XFB-A80	CL = 3	125 MHz	6 ns
	CL = 2	100 MHz	6 ns
MC-458CB646XFB-A10	CL = 3	100 MHz	6 ns
	CL = 2	77 MHz	7 ns

- Fully Synchronous Dynamic RAM, with all signals referenced to a positive clock edge
- Pulsed interface
- Possible to assert random column address in every cycle
- Quad internal banks controlled by BA0 and BA1 (Bank Select)
- Programmable burst-length (1, 2, 4, 8 and full page)
- Programmable wrap sequence (sequential / interleave)
- Programmable /CAS latency (2, 3)
- Automatic precharge and controlled precharge
- CBR (Auto) refresh and self refresh
- All DQs have  $10\ \Omega \pm 10\%$  of series resistor
- Single 3.3 V  $\pm 0.3$  V power supply

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local Elpida Memory, Inc. for availability and additional information.


- LVTTTL compatible
- 4,096 refresh cycles/64 ms
- Burst termination by Burst Stop command and Precharge command
- 168-pin dual in-line memory module (Pin pitch = 1.27 mm)
- Unbuffered type
- Serial PD

### Ordering Information

Part number	Clock frequency (MAX.)	Package	Mounted devices
MC-458CB646EFB-A80	125 MHz	168-pin Dual In-line Memory Module (Socket Type)	4 pieces of $\mu$ PD45128163G5 (Rev. E)
MC-458CB646EFB-A10	100 MHz		(10.16 mm (400) TSOP (II))
MC-458CB646PFB-A80	125 MHz	Edge connector : Gold plated 25.4 mm height	4 pieces of $\mu$ PD45128163G5 (Rev. P)
MC-458CB646PFB-A10	100 MHz		(10.16 mm (400) TSOP (II))
MC-458CB646XFB-A80	125 MHz		4 pieces of $\mu$ PD45128163G5 (Rev. X)
MC-458CB646XFB-A10	100 MHz		(10.16 mm (400) TSOP (II))

Pin Configuration


168-pin Dual In-line Memory Module Socket Type (Edge connector: Gold plated)



/xxx indicates active low signal.

- A0 - A11 : Address Inputs  
[Row: A0 - A11, Column: A0 - A8]
- BA0 (A13), BA1 (A12) : SDRAM Bank Select
- DQ0 - DQ63 : Data Inputs/Outputs
- CLK0 - CLK3 : Clock Input
- CKE0 : Clock Enable Input
- /CS0, /CS2 : Chip Select Input
- /RAS : Row Address Strobe
- /CAS : Column Address Strobe
- /WE : Write Enable
- DQMB0 - DQMB7 : DQ Mask Enable
- SA0 - SA2 : Address Input for EEPROM
- SDA : Serial Data I/O for PD
- SCL : Clock Input for PD
- Vcc : Power Supply
- Vss : Ground
- WP : Write Protect
- NC : No Connection

Block Diagram



- Remarks**
1. The value of all resistors is 10 Ω except WP.
  2. D1, D2, D4, D5 : μPD45128163 (2M words × 16 bits × 4 banks)

### Electrical Specifications

- All voltages are referenced to  $V_{SS}$  (GND).
- After power up, wait more than 100  $\mu$ s and then, execute power on sequence and CBR (Auto) refresh before proper device operation is achieved.

### Absolute Maximum Ratings

Parameter	Symbol	Condition	Rating	Unit
Voltage on power supply pin relative to GND	$V_{CC}$		-0.5 to +4.6	V
Voltage on input pin relative to GND	$V_I$		-0.5 to +4.6	V
Short circuit output current	$I_O$		50	mA
Power dissipation	$P_D$		4	W
Operating ambient temperature	$T_A$		0 to 70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

### Recommended Operating Conditions

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		3.0	3.3	3.6	V
High level input voltage	$V_{IH}$		2.0		$V_{CC} + 0.3$	V
Low level input voltage	$V_{IL}$		-0.3		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

### Capacitance ( $T_A = 25\text{ °C}$ , $f = 1\text{ MHz}$ )

Parameter	Symbol	Test condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{I1}$	A0 - A11, BA0 (A13), BA1 (A12), /RAS, /CAS, /WE	15		40	pF
	$C_{I2}$	CLK0, CLK2	20		40	
	$C_{I3}$	CKE0	15		40	
	$C_{I4}$	/CS0, /CS2	10		20	
	$C_{I5}$	DQMB0 - DQMB7	3		13	
Data input/output capacitance	$C_{I/O}$	DQ0 - DQ63	4		13	pF

## DC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)


Parameter	Symbol	Test condition	Grade	MIN.	MAX.	Unit	Notes
Operating current	I <sub>CC1</sub>	Burst length = 1 t <sub>RC</sub> ≥ t <sub>RC(MIN.)</sub> , I <sub>O</sub> = 0 mA	/CAS latency = 2	-A80	400	mA	1
				-A10	400		
			/CAS latency = 3	-A80	400		
				-A10	400		
Precharge standby current in power down mode	I <sub>CC2P</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = 15 ns			4	mA	
	I <sub>CC2PS</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = ∞			4		
Precharge standby current in non power down mode	I <sub>CC2N</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = 15 ns, /CS ≥ V <sub>IH(MIN.)</sub> , Input signals are changed one time during 30 ns.			80	mA	
	I <sub>CC2NS</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = ∞, Input signals are stable.			32		
Active standby current in power down mode	I <sub>CC3P</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = 15 ns			20	mA	
	I <sub>CC3PS</sub>	CKE ≤ V <sub>IL(MAX.)</sub> , t <sub>CK</sub> = ∞			16		
Active standby current in non power down mode	I <sub>CC3N</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = 15 ns, /CS ≥ V <sub>IH(MIN.)</sub> , Input signals are changed one time during 30 ns.			120	mA	
	I <sub>CC3NS</sub>	CKE ≥ V <sub>IH(MIN.)</sub> , t <sub>CK</sub> = ∞, Input signals are stable.			80		
Operating current (Burst mode)	I <sub>CC4</sub>	t <sub>CK</sub> ≥ t <sub>CK(MIN.)</sub> , I <sub>O</sub> = 0 mA	/CAS latency = 2	-A80	480	mA	2
				-A10	380		
			/CAS latency = 3	-A80	580		
				-A10	500		
CBR (Auto) refresh current	I <sub>CC5</sub>	t <sub>RC</sub> ≥ t <sub>RC(MIN.)</sub>	/CAS latency = 2	-A80	920	mA	3
				-A10	920		
			/CAS latency = 3	-A80	920		
				-A10	920		
Self refresh current	I <sub>CC6</sub>	CKE ≤ 0.2 V			8	mA	
Input leakage current	I <sub>I(L)</sub>	V <sub>I</sub> = 0 to 3.6 V, All other pins not under test = 0 V		-4	+4	μA	
Output leakage current	I <sub>O(L)</sub>	D <sub>OUT</sub> is disabled, V <sub>O</sub> = 0 to 3.6 V		-1.5	+1.5	μA	
High level output voltage	V <sub>OH</sub>	I <sub>O</sub> = -4.0 mA		2.4		V	
Low level output voltage	V <sub>OL</sub>	I <sub>O</sub> = +4.0 mA			0.4	V	

- Notes**
- I<sub>CC1</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC1</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN.)</sub>.
  - I<sub>CC4</sub> depends on output loading and cycle rates. Specified values are obtained with the output open. In addition to this, I<sub>CC4</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN.)</sub>.
  - I<sub>CC5</sub> is measured on condition that addresses are changed only one time during t<sub>CK(MIN.)</sub>.

AC Characteristics (Recommended Operating Conditions Unless Otherwise Noted)

Test Conditions


Parameter	Value	Unit
AC high level input voltage / low level input voltage	2.4 / 0.4	V
Input timing measurement reference level	1.4	V
Transition time (Input rise and fall time)	1	ns
Output timing measurement reference level	1.4	V



Synchronous Characteristics

Parameter		Symbol	-A80		-A10		Unit	Note
			MIN.	MAX.	MIN.	MAX.		
Clock cycle time	/CAS latency = 3	t <sub>CK3</sub>	8	(125 MHz)	10	(100 MHz)	ns	
	/CAS latency = 2	t <sub>CK2</sub>	10	(100 MHz)	13	(77 MHz)	ns	
Access time from CLK	/CAS latency = 3	t <sub>AC3</sub>		6		6	ns	1
	/CAS latency = 2	t <sub>AC2</sub>		6		7	ns	1
CLK high level width		t <sub>CH</sub>	3		3		ns	
CLK low level width		t <sub>CL</sub>	3		3		ns	
Data-out hold time		t <sub>OH</sub>	3		3		ns	1
Data-out low-impedance time		t <sub>LZ</sub>	0		0		ns	
Data-out high-impedance time	/CAS latency = 3	t <sub>HZ3</sub>	3	6	3	6	ns	
	/CAS latency = 2	t <sub>HZ2</sub>	3	6	3	7	ns	
Data-in setup time		t <sub>DS</sub>	2		2		ns	
Data-in hold time		t <sub>DH</sub>	1		1		ns	
Address setup time		t <sub>AS</sub>	2		2		ns	
Address hold time		t <sub>AH</sub>	1		1		ns	
CKE setup time		t <sub>CKS</sub>	2		2		ns	
CKE hold time		t <sub>CKH</sub>	1		1		ns	
CKE setup time (Power down exit)		t <sub>CKSP</sub>	2		2		ns	
Command (/CS0, /CS2, /RAS, /CAS, /WE, DQMB0 - DQMB7) setup time		t <sub>CMS</sub>	2		2		ns	
Command (/CS0, /CS2, /RAS, /CAS, /WE, DQMB0 - DQMB7) hold time		t <sub>CMH</sub>	1		1		ns	

Note 1. Output load



Remark These specifications are applied to the monolithic device.

## Asynchronous Characteristics

Parameter	Symbol	-A80		-A10		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
REF to REF/ACT command period	t <sub>RC</sub>	70		70		ns	
ACT to PRE command period	t <sub>RAS</sub>	48	120,000	50	120,000	ns	
PRE to ACT command period	t <sub>RP</sub>	20		20		ns	
Delay time ACT to READ/WRITE command	t <sub>RCD</sub>	20		20		ns	
ACT(one) to ACT(another) command period	t <sub>RRD</sub>	16		20		ns	
Data-in to PRE command period	t <sub>DPL</sub>	8		10		ns	
Data-in to ACT(REF) command period (Auto precharge)	/CAS latency = 3	t <sub>DAL3</sub>	1CLK+20	1CLK+20		ns	
	/CAS latency = 2	t <sub>DAL2</sub>	1CLK+20	1CLK+20		ns	
Mode register set cycle time	t <sub>RSC</sub>	2		2		CLK	
Transition time	t <sub>T</sub>	0.5	30	1	30	ns	
Refresh time (4,096 refresh cycles)	t <sub>REF</sub>		64		64	ms	

## Serial PD

(1/2)

Byte No.	Function Described	Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes	
0	Defines the number of bytes written into serial PD memory	80H	1	0	0	0	0	0	0	0	128 bytes	
1	Total number of bytes of serial PD memory	08H	0	0	0	0	1	0	0	0	256 bytes	
2	Fundamental memory type	04H	0	0	0	0	0	1	0	0	SDRAM	
3	Number of rows	0CH	0	0	0	0	1	1	0	0	12 rows	
4	Number of columns	09H	0	0	0	0	1	0	0	1	9 columns	
5	Number of banks	01H	0	0	0	0	0	0	0	1	1 bank	
6	Data width	40H	0	1	0	0	0	0	0	0	64 bits	
7	Data width (continued)	00H	0	0	0	0	0	0	0	0	0	
8	Voltage interface	01H	0	0	0	0	0	0	0	1	LVTTL	
9	CL = 3 Cycle time	-A80	80H	1	0	0	0	0	0	0	0	8 ns
		-A10	A0H	1	0	1	0	0	0	0	0	10 ns
10	CL = 3 Access time	-A80	60H	0	1	1	0	0	0	0	0	6 ns
		-A10	60H	0	1	1	0	0	0	0	0	6 ns
11	DIMM configuration type	00H	0	0	0	0	0	0	0	0	None	
12	Refresh rate/type	80H	1	0	0	0	0	0	0	0	Normal	
13	SDRAM width	10H	0	0	0	1	0	0	0	0	×16	
14	Error checking SDRAM width	00H	0	0	0	0	0	0	0	0	None	
15	Minimum clock delay	01H	0	0	0	0	0	0	0	1	1 clock	
16	Burst length supported	8FH	1	0	0	0	1	1	1	1	1, 2, 4, 8, F	
17	Number of banks on each SDRAM	04H	0	0	0	0	0	1	0	0	4 banks	
18	/CAS latency supported	06H	0	0	0	0	0	1	1	0	2, 3	
19	/CS latency supported	01H	0	0	0	0	0	0	0	1	0	
20	/WE latency supported	01H	0	0	0	0	0	0	0	1	0	
21	SDRAM module attributes	00H	0	0	0	0	0	0	0	0		
22	SDRAM device attributes : General	0EH	0	0	0	0	1	1	1	0		
23	CL = 2 Cycle time	-A80	A0H	1	0	1	0	0	0	0	0	10 ns
		-A10	D0H	1	1	0	1	0	0	0	0	13 ns
24	CL = 2 Access time	-A80	60H	0	1	1	0	0	0	0	0	6 ns
		-A10	70H	0	1	1	1	0	0	0	0	7 ns
25-26		00H	0	0	0	0	0	0	0	0		
27	t <sub>RP</sub> (MIN.)	-A80	14H	0	0	0	1	0	1	0	0	20 ns
		-A10	14H	0	0	0	1	0	1	0	0	20 ns
28	t <sub>RRD</sub> (MIN.)	-A80	10H	0	0	0	1	0	0	0	0	16 ns
		-A10	14H	0	0	0	1	0	1	0	0	20 ns
29	t <sub>RCD</sub> (MIN.)	-A80	14H	0	0	0	1	0	1	0	0	20 ns
		-A10	14H	0	0	0	1	0	1	0	0	20 ns
30	t <sub>RAS</sub> (MIN.)	-A80	30H	0	0	1	1	0	0	0	0	48 ns
		-A10	32H	0	0	1	1	0	0	1	0	50 ns
31	Module bank density	10H	0	0	0	1	0	0	0	0	64M bytes	

(2/2)





Byte No.	Function Described	Hex	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Notes	
32	Command and address signal input setup time	20H	0	0	1	0	0	0	0	0	2 ns	
33	Command and address signal input hold time	10H	0	0	0	1	0	0	0	0	1 ns	
34	Data signal input setup time	20H	0	0	1	0	0	0	0	0	2 ns	
35	Data signal input hold time	10H	0	0	0	1	0	0	0	0	1 ns	
36-61		00H	0	0	0	0	0	0	0	0		
62	SPD revision	12H	0	0	0	1	0	0	1	0	1.2	
63	Checksum for bytes 0 - 62	-A80	E7H	1	1	1	0	0	1	1	1	
		-A10	4DH	0	1	0	0	1	1	0	1	
64-71	Manufacture's JEDEC ID code											
72	Manufacturing location											
73-90	Manufacture's P/N											
91-92	Revision code											
93-94	Manufacturing date											
95-98	Assembly serial number											
99-125	Mfg specific											
126	Intel specification frequency	64H	0	1	1	0	0	1	0	0	100 MHz	
127	Intel specification /CAS latency support	-A80	A7H	1	0	1	0	0	1	1	1	
		-A10	A5H	1	0	1	0	0	1	0	1	

### Timing Chart

Refer to the **μPD45128441, 45128841, 45128163 Data sheet (E0031N)**.

Package Drawing

168-PIN DUAL IN-LINE MODULE (SOCKET TYPE)



ITEM	MILLIMETERS
A	133.35
A1	133.35±0.13
B	11.43
C	36.83
D	6.35
D1	2.00
D2	3.125
E	54.61
G	6.35
H	1.27 (T.P.)
I	8.89
J	24.495
K	42.18
L	17.78
M	25.4±0.13
M1	5.62
M2	19.78
N	2.80 MAX.
P	1.00
Q	R2.0
R	4.00±0.10
S	φ3.00
T	1.27±0.10
U	4.0 MIN.
V	0.20±0.15
W	1.00±0.05
X	2.54±0.10
Y	3.00 MIN.
Z	3.00 MIN.

M168S-50A103

[ MEMO ]

FOR Product

[ MEMO ]

FOR Product

**NOTES FOR CMOS DEVICES****① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to  $V_{DD}$  or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

## CAUTION FOR HANDLING MEMORY MODULES

When handling or inserting memory modules, be sure not to touch any components on the modules, such as the memory IC, chip capacitors and chip resistors. It is necessary to avoid undue mechanical stress on these components to prevent damaging them.

When re-packing memory modules, be sure the modules are NOT touching each other. Modules in contact with other modules may cause excessive mechanical stress, which may damage the modules.

- The information in this document is current as of September, 2000. The information is subject to change without notice. For actual design-in, refer to the latest publications of Elpida's data sheets or data books, etc., for the most up-to-date specifications of Elpida semiconductor products. Not all products and/or types are available in every country. Please check with an Elpida Memory, Inc. for availability and additional information.
  - No part of this document may be copied or reproduced in any form or by any means without prior written consent of Elpida. Elpida assumes no responsibility for any errors that may appear in this document.
  - Elpida does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of Elpida semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of Elpida or others.
  - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. Elpida assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
  - While Elpida endeavours to enhance the quality, reliability and safety of Elpida semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in Elpida semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
  - Elpida semiconductor products are classified into the following three quality grades:  
"Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.  
"Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots  
"Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)  
"Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of Elpida semiconductor products is "Standard" unless otherwise expressly specified in Elpida's data sheets or data books, etc. If customers wish to use Elpida semiconductor products in applications not intended by Elpida, they must contact an Elpida Memory, Inc. in advance to determine Elpida's willingness to support a given application.
- (Note)
- (1) "Elpida" as used in this statement means Elpida Memory, Inc. and also includes its majority-owned subsidiaries.
- (2) "Elpida semiconductor products" means any semiconductor product developed or manufactured by or for Elpida (as defined above).