## **Features**

- Two Identical Interface Channels
- Pre-regulated Smoothed Voltage and a Supply Current up to 50 mA for the Sensors
- Data from the Sensors by Current Modulation with a Transmission Rate of 60 kBaud (Transmission Bandwidth 500 kHz)
- TTL-compatible Input Activates the Sensor
- Data Output Can be Directly Connected to a Microcontroller Input
- Operation Supply Voltage Range  $5.7V \le V_S \le 40V$
- ESD Protection According to MIL-STD-883C Test Method 3015.7
- High-level EMI Protection



## **Benefits**


- Simple Wiring Thanks to One Common Line for Supply of the Sensor and Data Transmission from the Sensor to the U6268B
- Current Modulation Provides High Noise Immunity for Data Transfer

## 1. Description

The U6268B is an interface IC for remote automotive sensors. It links the crash sensors in the driver and passenger door with the main airbag unit in the dashboard. Two identical channels supply the external sensors and receive digital information from them via one active wire each. The interface supplies the external sensors with a preregulated smoothed voltage, the external units transmit the digital information back to the interface by current modulation.

As the device is designed for safety-critical applications, the highest data transmission security is mandatory. With high immunity against cross coupling between the two channels, the U6268B is tailored for the harsh automotive environment.

Figure 1-1. Block Diagram





# Side-airbag Sensor Dual Interface

**U6268B** 





# 2. Pin Configuration

Figure 2-1. Pinning SO16





Table 2-1.Pin Description

	=	
Pin	Symbol	Function
1	GND	Ground and reference pin
2	RETURN1	Return line of the external unit, internally connected to GND via a line-protection transistor
3	OUT1	Voltage-stabilized supply output and current-modulation input
4	VS	Supply voltage of the IC
5	OUT2	Voltage-stabilized supply output and current-modulation input
6	SC	Smooth time constant for slow voltage change at both OUT pins
7	RETURN2	Return line of the external unit, internally connected to GND via a line-protection transistor
8, 9	GND	Ground and reference pin
10	ENABLE2	Controls OUT1 voltage ENABLE1 High = OUT1 active, ENABLE1 Low or open = OUT1 switched off
11	CLL2	Current logic level output (low at high OUT2 current, monitoring via OCM2)
12	OCM2	Analog current output, representing 1/10 current of OUT2
13	OCM1	Analog current output, representing 1/10 current of OUT1
14	CLL1	Current logic level output (low at high OUT1 current, monitoring via OCM1)
15	ENABLE1	Controls OUT2 voltage ENABLE2 High = OUT2 active, ENABLE1 Low or open = OUT2 switched off
16	GND	Ground and reference pin

Figure 2-2. Functional Block Diagram





## 3. Functional Description


## 3.1 V<sub>s</sub>

The IC and the external units are powered via the  $V_S$  pin 4. This pin is connected to the battery via a reverse battery protection diode. An electrolythic capacitor of 22  $\mu$ F smoothes the voltage and absorbs positive and negative transients.

## 3.2 OUT1, OUT2

OUTx provides a smoothed, very slowly changing supply voltage for the external units and monitors the output current. During normal operating conditions, the OUTx voltage is typically 3V below  $V_S$ , and changes very slowly with a varying battery voltage in order to suppress disturbances in the data transmission. At low  $V_S$  (5.7V to 8.5V), the OUTx voltage is typically 0.5V below  $V_S$ . This voltage difference is reduced in to ensure sufficient supply voltage for the external unit between OUTx and RETURNx. The output current capability is 50 mA. The internal pull-down current at OUTx is typically 3 mA.

Figure 3-1. Output Voltage with Tolerances versus Supply Voltage



The data transmission from the external unit to the interface IC is carried out on the same line by varying the current level. The quiescent current consumption of the external unit is about 5 to 15 mA. This current level is interpreted as logic high level at the CLL pin. The external unit can switch on an additional current of 30 mA, interpreted by the interface as logic low. The slope time of the current pulse is approximately 1  $\mu$ s which is suitable for a transmission rate up to 60 kBaud. The necessary transmission bandwidth of greater than 500 kHz between OUTx and OCMx is guaranteed (see "Application Circuit" on page 12). To achieve good current transmission behavior, the dynamic resistance of OUTx may not exceed  $12\Omega$  within the bandwidth range (total of  $15\Omega$  for OUTx and RETURN).

The OUTx voltage can be switched off by ENABLEx = LOW to reset the external unit and to reduce power dissipation during fault conditions.

The OUT pins are protected against overtemperature and short circuits. A reverse polarity diode at pin  $V_S$  (pin 4) ensures that no current is fed back to the  $V_{Batt}$  system in the case of a short between OUTx and  $V_{Batt}$ . A minimum capacity of 33 nF is required at the pins OUTx.

## 3.3 ENABLE1, ENABLE2

ENABLEx is a microcontroller-compatible input which switches the related output on or off.

- A low or open circuit applied to ENABLEx switches off the related OUTx and RETURNx (high impedance). A sink current at pin OUTx discharges the capacitive load.
- A high applied to ENABLEx switches on the related OUTx and RETURNx to supply the external unit.

## 3.4 OCM1, OCM2

The output current of OUTx is monitored with a transmission factor of 0.1 to the OCMx. With a resistor from OCM to GND, the current is converted to a voltage. The electrical characteristics are specified by  $R_{OCM} = 750\Omega$ . The CLL-current threshold, the OUT-current limitation and the OUT-current detection can be changed by varying  $R_{OCM}$  in a range of  $500\Omega$  to 1 k $\Omega$ 

Current monitoring enables the device to detect overcurrent conditions at OUTx (short-circuit to GND or RETURNx) and low current conditions at OUTx (short-circuit to V<sub>Batt</sub> or open load).

The internal pull-down current at OUTx creates no OCMx-current. During ENABLE, the minimum voltage at OCMx is the saturation voltage of an internal NPN-transistor with typically 0.1V. The maximum voltage at OCM is limited by an internal clamping diode to 5.3V.

## 3.5 CLL1, CLL2

The current at pin OUTx is evaluated logically and ready to use for a microcontroller input. With this stage, the logic data transmission from the external unit to the interface is completed.

CLLx is the output stage of a comparator with an internal threshold and with the OCMx input. A OCMx voltage higher than 2.4V creates a logic low at CLLx, and a OCMx voltage lower than 1.43V creates a logic high at CLLx. The comparator has an internal hysteresis of typically 0.4V.

With the pull-down resistor  $R_{OCMx} = 750\Omega$  at OCMx, the correct OUTx-current threshold related to the logical output CLLx is ensured. The CLLx is low if the OUTx-current is higher than 27.3 mA, and the CLLx is "high", if the OUTx-current is lower than 19.1 mA. The comparator has an internal hysteresis of typically 5 mA. The tolerance of the ROCM resistor is assumed to be 0%.

The CLL pin is an open-collector output and needs a pull-up resistor of typically 2  $k\Omega$  to the 5-V supply. For ESD protection, a 7-V Zener diode is implemented.

## 3.6 RETURN 1, RETURN 2

The RETURNx pin provides a low-ohmic connection to GND via a switched open-collector NPN-transistor. If ENABLEx is high, RETURNx is switched on with a saturation voltage of less than 0.5V at  $I_{RETURNx} \le 50$  mA. If ENABLEx is low or open, RETURNx is a current sink with  $\le 2$  mA. RETURNx is current-limited at typically 150 mA.

### 3.7 SC

The smooth capacitor is designed to realize the long-time constant for the slow voltage change at OUTx for both interface channels. The capacity is typically 22 nF. At the rising edge of  $V_{Batt}$ , the maximum slew rate is  $V_{OUTx} = 5$  V/ms, and at the falling edge of  $V_{Batt}$ , the maximum slew rate is  $V_{OUTx} = 10$  V/ms.





## 3.8 GND Pins

A GND bond from the chip to pin 1 and pin 8 provides high ground breakage security and the lowest voltage drop and ground shift between the IC and circuit ground. The four GND pins and the die pad are directly connected to the copper leadframe, resulting in a very low thermal resistance,  $R_{thJC}$ . To also achieve a low ambient thermal resistance ( $R_{thJA}$ ) it is recommended metal parts of the housing be connected in a proper way with the GND pins.

## 3.9 Power Dissipation

Worst case calculation of the supply current I<sub>S</sub>:

$$I_S = 1.278 \times (I_{OUT1} + I_{OUT2}) + 18 \text{ mA}$$

Worst case calculation of the IC's power dissipation P<sub>V</sub>:

$$P_{V} = (V_{S} \times I_{S}) - [(V_{S} - V_{diff} - V_{ret-sat}) \times (I_{OUT1} + I_{OUT2}) + R_{OCM} \times ((I_{OUT1}^{2} + I_{OUT2}^{2})/81)]$$

 $V_S$  = Supply voltage (5.7 to 25V)

 $V_{diff} = V_{S}$  to  $V_{OUTx}$  voltage difference

$$V_{diff} = 3.6 \text{ V} \text{ at } 12 \text{ V} \le V_{S} \le 25 \text{ V}$$

$$V_{diff} = 0.8 \text{ V at } 5.7 \text{ V} \le V_{S} \le 8.5 \text{ V}$$

V<sub>ret-sat</sub> = 0.5 V saturation voltage return

 $I_{OUTx}$  = output current at pin OUTx = 0 to 60 mA

 $R_{OCM}$  = resistor at pin OCMx

An integrated overtemperature protection generates a switch-off signal at a chip temperature of typically  $T_i = 160$ °C and a switch-on signal at typically  $T_i = 150$ °C.

If overtemperature is detected, only the corresponding channel will be disabled. The other channel stays enabled.

The RETURNx is switched off if the voltage at RETURNx exceeds 2V (short-circuit comparator threshold) and overtemperature is detected.

The OUTx is switched off if the voltage at OCMx is higher than 4.6V (overcurrent detection level) and overtemperature is detected. The OCM voltage monitors the output current at OUTx via the current ratio of 0.1. The overcurrent-detection level of OUTx can be varied by changing the OCMx resistor. If OUTx is switched off by overtemperature and overcurrent detection, the CLLx output remains a logic low (overcurrent).

As the IC is only overtemperature-protected against short-circuit conditions at RETURNx or OUTx, it has to be checked in each application that the chip temperature does not exceed  $T_{jmax} = 150$ °C in normal operation.

### 3.10 Test Hint

The overtemperature signal can be activated by connecting ENABLE1 or ENABLE2 to 9V/10 mA.

## 4. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Min.	Max.	Unit
Supply voltage	V <sub>S</sub>	-0.6	40	V
Voltage at pins CLL1, CLL2, ENABLE1, ENABLE2		-0.3	6	V
Voltage at SC	V <sub>SC</sub>	-0.3	30	V
Voltage at OCM1, OCM2	V <sub>OCMx</sub>	-0.3	6.8	V
Voltage at RETURN1, RETURN2	$V_{RETURNx}$	-1	27	V
Voltage at OUT1, OUT2	$V_{OUTx}$	-1	40	V
Current at supply (both channels OUTx and RETURNx shorted)	I <sub>S</sub>		240	mA
Current at logical pins: CLL1, CLL2 ENABLE1, ENABLE2	I <sub>CCLx</sub> I <sub>ENABLEx</sub>		3 0.1	mA mA
Current at SC (SC related to GND or V <sub>Batt</sub> )	I <sub>sc</sub>	-110	220	μΑ
Current at pins to external unit OUT1, OUT2, RETURN1, RETURN2		Internally limited		
ESD classification Human body model (100 pF, 1.5 k $\Omega$ ) Machine model (200 pF, 0.0 $\Omega$ )	All pins	±2000 ±200		V V
Ambient temperature range	T <sub>amb</sub>	-40	95	°C
Junction temperature range	T <sub>j</sub>	-40	150	°C
Storage temperature range	T <sub>stg</sub>	-55	125	°C

# 5. Thermal Resistance<sup>(1)</sup>

Parameters	Symbol	Value	Unit	
Junction case	R <sub>thJC</sub>	36	K/W	

Note: 1. A good ambient thermal resistance junction (R<sub>thJA</sub> = 65 K/W) can be achieved by using a big pad size for ground connection near a metal component (see section "GND Pins" on page 6)





## 6. Electrical Characteristics

 $T_{amb} = -40^{\circ}\text{C to } +95^{\circ}\text{C and } T_{j} = -40^{\circ}\text{C to } +150^{\circ}\text{C},$  Operation supply-voltage range  $V_{S} = 5.7\text{V to } 18\text{V continuously, } V_{S} \leq 25\text{V for maximum } 25\text{ min, } V_{S} \leq 40\text{V for up to } 500\text{ ms.}$  The current values are based on R = 750 $\Omega$ , 0%-resistor at OCM1/OCM2 pins.

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
	Outputs disabled, V <sub>S</sub> ≤18V	I <sub>S</sub>			8	mA
	Outputs disabled, V <sub>S</sub> ≤40V	I <sub>S</sub>			14	mA
	One output enabled, V <sub>S</sub> ≤18V	I <sub>S</sub>			13	mA
	Both outputs enabled, V <sub>S</sub> ≤18V	I <sub>S</sub>			18	mA
Supply Current	Output load 2 × 15 mA, V <sub>S</sub> ≤ 18V	I <sub>S</sub>			56	mA
T <sub>i</sub> ≥ 125°C	Output load 2 × 28 mA, V <sub>S</sub> ≤18V	I <sub>S</sub>			90	mA
,	Output load 2 × 50 mA, V <sub>S</sub> ≤ 18V	I <sub>S</sub>			146	mA
	Output load $2 \times 60$ mA, $V_S \le 18V (T_j > 125^{\circ}C)$	I <sub>S</sub>			171	mA
	Both channels OUTx and RETURNx shorted, $V_S \le 18V$	I <sub>S</sub>			200	mA
Function SC		1	•	•	•	•
Voltage at SC	V <sub>S</sub> = 5.7V	$V_{SC}$	5.1		5.3	V
Voltage at SC	V <sub>S</sub> = 12.5V	V <sub>SC</sub>	9		9.4	V
Maximal voltage at SC	V <sub>S</sub> = 40V	$V_{SCmax}$			30	V
SC-discharge current	Voltage SC = $V_{SC} - 3V$ 5.7V $\leq V_S \leq 40V$	I <sub>SC_dis</sub>	33		82	μΑ
SC-charge current	Voltage SC = $V_{SC} - 3V$ 5.7V $\leq V_S \leq 40V$	I <sub>SC_ch</sub>	-58		-20	μΑ
Function OUT1 and OUT2 (See Fig	jure 3-1 on page 4)		•	•	•	•
Voltage difference, $V_S$ to $V_{OUTx}$	$I_{OUTx} = 5 \text{ to } 50 \text{ mA}$ 5.7V $\leq V_S \leq 8.5V$ $12V \leq V_S \leq 25V$	$V_{ ext{diff\_low}} \ V_{ ext{diff\_high}}$	0.3 2.6		0.8 3.6	V
Output voltage OUTx	8.5V ≤ V <sub>S</sub> ≤ 11.3V	V <sub>OUT_med</sub>	7.7			V
Maximal voltage at OUTx	V <sub>S</sub> = 40V	V <sub>OUT_max</sub>	25		30	V
Current mirror ratio, I <sub>OCMx</sub> /I <sub>OUTx</sub>	$V_S \le 40V$ , $I_{OUTx} = 5$ to 15 mA $V_S \le 25V$ , $I_{OUTx} = 15$ to 50 mA $V_S \le 40V$ , $I_{OUTx} = 15$ to 50 mA	I <sub>OUT_ratio</sub>	0.09 0.10 0.097		0.12 0.11 0.11	
Linearity of mirror ratio I <sub>OCMx</sub> /I <sub>OUTx</sub>		Ratio_lin	-5		5	%
Dynamic resistance OUTx	$V_S \le 40V$ $I_{OUT} = 15 \text{ to } 50 \text{ mA}$	R <sub>OUT</sub>	2		12	Ω
Dynamic resistance OUTx + RETURNx	$V_S \le 40V$ $I_{OUT} = 15 \text{ to } 50 \text{ mA}$	$R_{Dyn}$	4		15	Ω
OUTx current limitation (OUTx short to GND)	V <sub>S</sub> ≤18V V <sub>S</sub> ≤40V	I <sub>OUT_lim</sub>	-80 -105		-60 -60	mA mA
	T <sub>j</sub> < 125°C	I <sub>OUT_det</sub>	-70		<i>–</i> 51	mA
Overcurrent detection level	$T_j \ge 125^{\circ}$ C Always valid: current limitation is higher than overcurrent detection	I <sub>OUT_det</sub>	-60		-51	mA
Maximum OUTx current (OUTx short to GND)	V <sub>S</sub> = 14V, OCMx shorted to GND	I <sub>OUT_max</sub>	-140		-85	mA

6. Electrical Characteristics (Continued)  $T_{amb} = -40^{\circ}\text{C to } +95^{\circ}\text{C and } T_{j} = -40^{\circ}\text{C to } +150^{\circ}\text{C},$  Operation supply-voltage range  $V_{S} = 5.7V$  to 18V continuously,  $V_{S} \leq 25V$  for maximum 25 min,  $V_{S} \leq 40V$  for up to 500 ms. The current values are based on R = 750 $\Omega$ , 0%-resistor at OCM1/OCM2 pins.

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Leakage current at disabled OUTx	OUTx short to GND, $V_S \le 25V$ OUTx short to GND, $V_S \le 38.5V$	I <sub>OUT_leak</sub>	-0.02 -12			mA mA
Leakage voltage at disabled OUTx	OUTx open, V <sub>S</sub> ≤38.5V	V <sub>OUT_leak</sub>			4.3	V
Internal pull-down current	V <sub>S</sub> ≤18V V <sub>S</sub> ≤40V	I <sub>OUT_sink</sub>	1.8 2.5		4 4.5	mA mA
Supply rejection ratio	V <sub>SC</sub> = 7.6V	V <sub>rej_mV</sub>			80	mV
Supply rejection ratio	Variation of $V_S = 8.4V$ to 40V in 10 ms	V <sub>rej_dB</sub>	51.9			dB
Minimum capacity at OUTx for phase margin		C <sub>OUT_min</sub>	33			nF
Delay time with C <sub>out</sub> = 47 nF	Switching on ENABLE = 1 to 90% $V_{OUT}$ reached Switching off ENABLE = 0 to 10% $V_{OUT}$ reached	Enable_on Enable_off	3		30 100	μs μs
Function OCM1, OCM2		•			•	•
Voltage threshold CLL-comparator	CLLx low-level voltage threshold CLLx high-level voltage threshold Voltage hysteresis	V <sub>CLL_L</sub> V <sub>CLL_H</sub> V <sub>CLL_hys</sub>	1.75 1.43 0.26		2.4 1.9 0.6	V V V
Minimum voltage at OCMx	I <sub>OUT</sub> = 0 to 5 mA	$V_{\rm OCM\_min}$			0.5	V
Current-limitation level	V <sub>S</sub> ≤40V, OUTx short to GND	$V_{\rm OCM\_lim}$	4.3		5.3	V
Overcurrent-detection level	V <sub>S</sub> ≤40V	V <sub>OCM_det</sub>	4.2		4.9	V
Current limitation minus overcurrent detection	V <sub>OCM_lim</sub> - V <sub>OCM_over</sub>	Δ_lim_OCM	0.15		0.5	V
Internal pull-down current		I <sub>OCM_sink</sub>	0.1		0.45	mA
Function RETURN1, RETURN2		•				
Enable high saturation voltage	I <sub>RETURN</sub> = 50 mA	V <sub>ret_sat</sub>			0.5	V
Dynamic resistance	dI ≥ 10 mA	R <sub>ret</sub>	2		8	Ω
Current limitation RETURNx is always higher than current limitation OUTx	Enable high, V <sub>RETURNx</sub> = 2V Enable high, V <sub>RETURNx</sub> ≤ 18V Enable low, V <sub>RETURNx</sub> ≤ 18V	I <sub>ret_lim</sub> I <sub>ret_lim</sub> I <sub>ret_low</sub>	60 70 0.8		150 200 2	mA mA mA
Overcurrent-detection level	Threshold comparator, switch-off return Threshold comparator, switch-on return Hysteresis	$V_{ret\_low}$ $V_{ret\_high}$ $V_{ret\_hys}$	1.4 1.1 0.2		2 1.5 0.7	V V
Delay time C <sub>RETURN</sub> = 47 nF	Switching on I <sub>RETURN</sub> at 50 mA Switching off I <sub>RETURN</sub> at 1 mA	t <sub>dRet_on</sub>	3 30		30 90	μs μs
Function CLL1, CLL2 (CLLx with 2 k			1	1	1	1
I <sub>OUT</sub> threshold CLL comparator	R <sub>OCM</sub> = 750Ω CLL low-level threshold CLL high-level threshold Hysteresis	I <sub>CLL_L</sub> I <sub>CLL_H</sub> I <sub>CLL_hys</sub>	23.3 19.1 3.5		27.3 22.3 8.2	mA mA mA
CLL saturation voltage	I <sub>CLL</sub> ≤2.5 mA	V <sub>CLL_sat</sub>			0.4	V
CLL leakage current	V <sub>CLL</sub> ≤ 6.5V	I <sub>CLL_leak</sub>			1	μA





# **Electrical Characteristics (Continued)**

 $T_{amb} = -40^{\circ}\text{C}$  to +95°C and  $T_{j} = -40^{\circ}\text{C}$  to +150°C, Operation supply-voltage range  $V_{S} = 5.7V$  to 18V continuously,  $V_{S} \le 25V$  for maximum 25 min,  $V_{S} \le 40V$  for up to 500 ms. The current values are based on R = 750 $\Omega$ , 0%-resistor at OCM1/OCM2 pins.

Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit
Response time to current change	I <sub>OUT</sub> to CLL rise I <sub>OUT</sub> to CLL fall Maximum difference between rise and fall time	$t_{ extsf{CII\_rise}}$ $t_{ extsf{CII\_fall}}$ $t_{ extsf{$\Delta$-rise-fall}}$	0.1 0.1		2 2 1	μs μs μs
CLL output switching speed	Rise Fall	t <sub>CLL_rise</sub> t <sub>CLL-fall</sub>			1 1	μs μs
Current transmission rate			60			kHz
Current transmission 3 dB bandwidth			500			kHz
Function ENABLE1, ENABLE2				•		
Enable high-level threshold		V <sub>Enable_on</sub>	2		6.5	V
Enable low-level threshold		V <sub>Enable_off</sub>	-0.3		+0.8	V
Enable input pull-down current (to ensure output disabled during power-off and reset of microcontroller)		I <sub>Enable</sub>	10		100	μА
Power Dissipation						
Power dissipation 1 $T_{j} \geq 125^{\circ}C$	$\begin{split} &V_{S}=18V,\\ &I_{OUT1}=28\text{ mA},\\ &I_{OUT2}\text{ at overcurrent detection level}\\ &\text{or}\\ &I_{OUT2}=28\text{ mA},\\ &I_{OUT1}\text{ at overcurrent detection level} \end{split}$	P <sub>dis1</sub>			1	w
Power dissipation 2 $T_j \ge 125^{\circ}C$	$V_S = 18V$ , $I_{OUT1} = I_{OUT2} = 28 \text{ mA}$	P <sub>dis2</sub>			0.75	W
Selective Overtemperature Protection	n		•	•		
Logic AND connected with overcurrent detection (RETURNx, OUTx)	Switch off Switch on Hysteresis	Temp_off Temp_on Temp_hys	155 145 5		165 155 20	°C °C °C
Time delay until overtemperature shut-down	V <sub>S</sub> = 25V, T <sub>amb</sub> = 125°C OUT1 = OUT2 = GND	t <sub>del</sub>	100			ms

# 7. Timing Diagrams

Figure 7-1. Variation of Power Supply




Figure 7-2. Overcurrent Protection






Figure 7-3. Data Transmission






Figure 7-4. Application Circuit



# 8. Ordering Information

Extended Type Number	Package	Remarks
U6268B-MFPG3Y	SO16	Taped and reeled, Pb-free

# 9. Package Information



# 10. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History
	Put datasheet in a new template
4808B-AUTO-09/05	Pb-free logo on page 1 added
	Table "Ordering Information" on page 13 changed





## **Atmel Corporation**

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

## **Regional Headquarters**

### Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland

Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

### Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong

Tel: (852) 2721-9778 Fax: (852) 2722-1369

### Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan

Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

## **Atmel Operations**

### Memory

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

## Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

## ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland

Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

### RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA

Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom

Avenue de Rochepleine BP 123

38521 Saint-Egreve Cedex, France

Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN ATMEL'S TERMS AND CONDITIONS OF SALE LOCATED ON ATMEL'S WEB SITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS OF PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and product descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel's products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

© Atmel Corporation 2005. All rights reserved. Atmel<sup>®</sup>, logo and combinations thereof, Everywhere You Are<sup>®</sup> and others, are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

