Features

- Master and Slave Operation Possible
- Supply Voltage up to 40V
- Operating voltage V_S = 5V to 27V
- Typically 10µA Supply Current During Sleep Mode
- Typically 35µA Supply Current in Silent Mode
- Linear Low-drop Voltage Regulator, 85mA Current Capability:
 - Normal, Fail-safe, and Silent Mode
 - Atmel ATA6628 V_{CC} = 3.3V ±2%
 - Atmel ATA6630 V_{CC} = 5.0V ±2%
 - In Sleep Mode V_{CC} is Switched Off
- VCC- Undervoltage Detection (4ms Reset Time) and Watchdog Reset Logical Combined at Open Drain Output NRES
- High-speed Mode for Transmission Rates up to 200kBaud
- Internal 1:6 Voltage Divider for V_{Battery} Sensing
- Negative Trigger Input for Watchdog
- Boosting the Voltage Regulator Possible with an External NPN Transistor
- LIN Physical Layer According to LIN 2.0, 2.1 and SAEJ2602-2
- Wake-up Capability via LIN-bus, Wake Pin, or KI_15 Pin
- INH Output to Control an External Voltage Regulator or to Switch off the Master Pull Up Resistor
- . Bus Pin is Overtemperature and Short-circuit Protected versus GND and Battery
- Adjustable Watchdog Time via External Resistor
- Advanced EMC and ESD Performance
- Fulfills the OEM "Hardware Requirements for LIN in Automotive Applications Rev.1.1"
- Interference and Damage Protection According ISO7637
- Package: QFN 5mm × 5mm with 20 Pins

1. Description

The Atmel® ATA6628 is a fully integrated LIN transceiver, which complies with the LIN 2.0, 2.1 and SAEJ2602-2 specifications. It has a low-drop voltage regulator for 3.3V/85mA output and a window watchdog. The Atmel ATA6630 has the same functionality as the Atmel ATA6628; however, it uses a 5V/85mA regulator. The voltage regulator is able to source up to 85mA, but the output current can be boosted by using an external NPN transistor. This chip combination makes it possible to develop inexpensive, simple, yet powerful slave and master nodes for LIN-bus systems. Atmel ATA6628/ATA6630 are designed to handle the low-speed data communication in vehicles, e.g., in convenience electronics. Improved slope control at the LIN-driver ensures secure data communication up to 20kBaud. The bus output is designed to withstand high voltage. Sleep Mode and Silent Mode guarantee minimized current consumption even in the case of a floating or a short circuited LIN- bus.




LIN Bus
Transceiver
with 3.3V (5V)
Regulator and
Watchdog

Atmel ATA6628 Atmel ATA6630





Figure 1-1. Block Diagram



2. Pin Configuration

Figure 2-1. Pinning QFN20




Table 2-1. Pin Description

Table 2-1.	Fill Descrip	puon
Pin	Symbol	Function
1	VBATT	Battery supply for the voltage divider
2	EN	Enables the device into Normal Mode
3	NTRIG	Low-level watchdog trigger input from microcontroller; if not needed, connect to PVCC
4	WAKE	High-voltage input for local wake-up request; if not needed, connect to VS
5	GND	System ground
6	LIN	LIN-bus line input/output
7	RXD	Receive data output
8	DIV_ON	Input to switch on the internal voltage divider, active high; if not needed, connect to GND
9	PV	Voltage divider output
10	SP_MODE	Input to switch the transceiver in High-speed Mode, active high
11	INH	Battery related High-side switch
12	TXD	Transmit data input; active low output (strong pull down) after a local wake up request
13	NRES	Output undervoltage and watchdog reset (open drain)
14	WD_OSC	External resistor for adjustable watchdog timing; if not needed, connect to GND
15	TM	For factory testing only (tie to ground)
16	MODE	Low watchdog is on; high watchdog is off
17	KL_15	Ignition detection (edge sensitive); if not needed, connect to GND
18	PVCC	3.3V/5V regulator sense input pin, connect to VCC
19	VCC	3.3V/5V regulator output/driver pin, connect to PVCC
20	VS	Battery supply
Backside		Heat slug is connected to GND





3. Functional Description

3.1 Physical Layer Compatibility

Since the LIN physical layer is independent from higher LIN layers (e.g., the LIN protocol layer), all nodes with a LIN physical layer according to revision 2.x can be mixed with LIN physical layer nodes, which, according to older versions (i.e., LIN 1.0, LIN 1.1, LIN 1.2, LIN 1.3), are without any restrictions.

3.2 Supply Pin (VS)

The LIN operating voltage is $V_S = 5V$ to 27V. An undervoltage detection is implemented to disable data transmission if V_S falls below VS_{th} in order to avoid false bus messages. After switching on VS, the IC starts in Fail-safe Mode, and the voltage regulator is switched on (i.e., 3.3V/5V/85mA output capability).

The supply current is typically 10µA in Sleep Mode and 35µA in Silent Mode.

3.3 Ground Pin (GND)

The Atmel[®] ATA6628/ATA6630 does not affect the LIN Bus in the event of GND disconnection. It is able to handle a ground shift up to 11.5% of VS. The mandatory system ground is pin 5

3.4 Voltage Regulator Output Pin (VCC)

The internal 3.3V/5V voltage regulator is capable of driving loads up to 85mA. It is able to supply the microcontroller and other ICs on the PCB and is protected against overloads by means of current limitation and overtemperature shut-down. Furthermore, the output voltage is monitored and will cause a reset signal at the NRES output pin if it drops below a defined threshold V_{thun} . To boost up the maximum load current, an external NPN transistor may be used, with its base connected to the VCC pin and its emitter connected to PVCC.

3.5 Voltage Regulator Sense Pin (PVCC)

The PVCC is the sense input pin of the 3.3V/5V voltage regulator. For normal applications (i.e., when only using the internal output transistor), this pin must be connected to the VCC pin. If an external boosting transistor is used, the PVCC pin must be connected to the output of this transistor, i.e., its emitter terminal.

3.6 Bus Pin (LIN)

A low-side driver with internal current limitation and thermal shutdown and an internal pull-up resistor compliant with the LIN 2.x specification are implemented. The allowed voltage range is between –27V and +40V. Reverse currents from the LIN bus to VS are suppressed, even in the event of GND shifts or battery disconnection. LIN receiver thresholds are compatible with the LIN protocol specification. The fall time from recessive to dominant bus state and the rise time from dominant to recessive bus state are slope controlled.

3.7 Input/Output Pin (TXD)

In Normal Mode the TXD pin is the microcontroller interface used to control the state of the LIN output. TXD must be pulled to ground in order to have a low LIN-bus. If TXD is high or not connected (internal pull-up resistor), the LIN output transistor is turned off, and the bus is in recessive state. During Fail-safe Mode, this pin is used as output and is signalling the fail-safe source. It is current-limited to < 8mA.

3.8 TXD Dominant Time-out Function

The TXD input has an internal pull-up resistor. An internal timer prevents the bus line from being driven permanently in dominant state. If TXD is forced to low for longer than t_{DOM} , the LIN-bus driver is switched to recessive state. Nevertheless, when switching to Sleep Mode, the actual level at the TXD pin is relevant.

To reactivate the LIN bus driver after a TXD time-out has occured, switch TXD to high (> 10µs).

3.9 Output Pin (RXD)

This output pin reports the state of the LIN-bus to the microcontroller. LIN high (recessive state) is reported by a high level at RXD; LIN low (dominant state) is reported by a low level at RXD. The output has an internal pull-up resistor with typically $5k\Omega$ to PVCC. The AC characteristics can be defined with an external load capacitor of 20pF.

The output is short-circuit protected. RXD is switched off in Unpowered Mode (i.e., $V_S = 0V$).

During Fail-safe Mode it is signalling the fail-safe source.

3.10 Enable Input Pin (EN)

The Enable Input pin controls the operation mode of the device. If EN is high, the circuit is in Normal Mode, with transmission paths from TXD to LIN and from LIN to RXD both active. The VCC voltage regulator operates with 3.3V/5V/85mA output capability.

If EN is switched to low while TXD is still high, the device is forced to Silent Mode. No data transmission is then possible, and the current consumption is reduced to I_{VS} typ. 35 μ A. The VCC regulator has its full functionality.

If EN is switched to low while TXD is low, the device is forced to Sleep Mode. No data transmission is possible, and the voltage regulator is switched off.

3.11 Wake Input Pin (WAKE)

The WAKE Input pin is a high-voltage input used to wake up the device from Sleep Mode or Silent Mode. It is usually connected to an external switch in the application to generate a local wake-up. A pull-up current source, typically 10µA, is implemented.

If a local wake-up is not needed in the application, connect the WAKE pin directly to the VS pin.

3.12 Mode Input Pin (MODE)

Connect the MODE pin directly or via an external resistor to GND for normal watchdog operation. To debug the software of the connected microcontroller, connect MODE pin to PVCC and the watchdog is switched off.

Note: If you do not use the watchdog, connect pin MODE directly to PVCC.





3.13 TM Input Pin

The TM pin is used for final production measurements at Atmel[®]. In all applications, it has to be connected to GND.

3.14 KL_15 Pin

The KL_15 pin is a high-voltage input used to wake up the device from Sleep or Silent Mode. It is an edge-sensitive pin (low-to-high transition). It is usually connected to ignition to generate a local wake-up in the application when the ignition is switched on. Although KL_15 pin is at high voltage (V_{Batt}), it is possible to switch the IC into Sleep or Silent Mode. Connect the KL_15 pin directly to GND if you do not need it. A debounce timer with a typical Tdb_{Kl_15} of 160µs is implemented.

The input voltage threshold can be adjusted by varying the external resistor due to the input current I_{KL_15} . To protect this pin against voltage transients, a serial resistor of $47k\Omega$ and a ceramic capacitor of 100nF are recommended. With this RC combination you can increase the wake-up time Tw_{KL_15} and, therefore, the sensitivity against transients on the ignition KL_15.

You can also increase the wake-up time using external capacitors with higher values.

3.15 INH Output Pin

The INH Output pin is used to switch an external voltage regulator on during Normal and Fail-safe Mode. The INH Output is a high-side switch, which is switched-off in Sleep and Silent Mode. It is possible to switch off the external $1k\Omega$ master resistor via the INH pin for master node applications.

3.16 Reset Output Pin (NRES)

The Reset Output pin, an open drain output, switches to low during VCC undervoltage or a watchdog failure.

3.17 WD OSC Output Pin

The WD_OSC Output pin provides a typical voltage of 1.2V, which supplies an external resistor with values between $34k\Omega$ and $120k\Omega$ to adjust the watchdog oscillator time.

If the watchdog is disabled, this voltage is switched off and you can either tie to GND or leave this pin open.

3.18 NTRIG Input Pin

6

The NTRIG Input pin is the trigger input for the window watchdog. A pull-up resistor is implemented. A negative edge followed by a low phase longer than $t_{trigmin}$ triggers the watchdog.

3.19 Wake-up Events from Sleep or Silent Mode

- LIN-bus
- WAKE pin
- EN pin
- KL 15

3.20 DIV_ON Input Pin

The DIV_ON pin is a low voltage input. It is used to switch on or off the internal voltage divider PV output directly with no time limitation (see Table 3-1 on page 7). It is switched on if DIV_ON is high or it is switched off if DIV_ON is low. In Sleep Mode the DIV_ON functionality is disabled and PV is off. An internal pull-down resistor is implemented.

3.21 VBATT Input Pin

The VBATT is a high voltage input pin to supply the internal voltage divider. In an application with battery voltage monitoring, this pin is connected to $V_{Battery}$ via a 47Ω resistor in series and a 10nF capacitor to GND (see Figure 9-2 on page 31). The divider ratio is 1:6.

3.22 PV Output Pin

For applications with battery monitoring, this pin is directly connected to the ADC of a microcontroller. For buffering the ADC input an external capacitor might be needed. This pin guarantees a voltage and temperature stable output of a V_{Battery} ratio. The PV output pin is controlled by the DIV_ON input pin.

Table 3-1. Table of Voltage Divider

Mode of Operation	Input DiV_ON	Voltage Divider Output PV
Fail-safe/Normal/	0	Off
High-speed/Silent	1	On
Class	0	Off
Sleep	1	Off

3.23 SP_MODE Input Pin

The SP_MODE pin is a low-voltage input. High-speed Mode of the transceiver can be activated via a high level during Normal Mode. Return to LIN 2.x Transceiver Mode with slope control is possible if you switch the SP_MODE pin to low.



4. Modes of Operation

Figure 4-1. Modes of Operation




Table 4-1. Table of Modes

Mode of Operation	Transceiver	Pin LIN	V _{cc}	Pin Mode	Watchdog	Pin WD_OSC	Pin INH
Unpowered	Off	Recessive	On	GND	On	On	Off
Fail-safe	Off	Recessive	3.3V/5V	GND	On	1.23V	On
Normal/ High-speed	On	TXD depending	3.3V/5V	GND	On	1.23V	On
Silent	Off	Recessive	3.3V/5V	GND	Off	0V	Off
Sleep	Off	Recessive	0V	GND	Off	0V	Off

4.1 Normal Mode

This is the normal transmitting and receiving mode. The voltage regulator is active and can source up to 85mA. The undervoltage detection is activated. The watchdog needs a trigger signal from NTRIG to avoid resets at NRES. If NRES is switched to low, the IC changes its state to Fail-safe Mode.

4.2 Silent Mode

A falling edge at EN when TXD is high switches the IC into Silent Mode. The TXD Signal has to be logic high during the Mode Select window (see Figure 4-2 on page 9). The transmission path is disabled in Silent Mode. The INH output is switched off and the voltage divider can be activated by the DIV_ON pin. The overall supply current from V_{Batt} is a combination of the $I_{VSsilent} = 35\mu A$ plus the VCC regulator output current I_{VCC} .

The internal slave termination between the LIN pin and the VS pin is disabled in Silent Mode to minimize the current consumption in the event that the LIN pin is short-circuited to GND. Only a weak pull-up current (typically $10\mu A$) between the LIN pin and the VS pin is present. Silent Mode can be activated independently from the actual level on the LIN, WAKE, or KL_15 pins. If an undervoltage condition occurs, NRES is switched to low, and the IC changes its state to Fail-safe Mode.

A voltage less than the LIN Pre_Wake detection VLINL at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer.




Figure 4-2. Switch to Silent Mode



A falling edge at the LIN pin followed by a dominant bus level maintained for a certain time period (> t_{bus}) and the following rising edge at the LIN pin (see Figure 4-3 on page 10) result in a remote wake-up request which is only possible if TXD is high. The device switches from Silent Mode to Fail-safe Mode. The internal LIN slave termination resistor is switched on. The remote wake-up request is indicated by a low level at the RXD pin to interrupt the microcontroller (see Figure 4-3 on page 10). EN high can be used to switch directly to Normal Mode.

Bus wake-up filtering time t_{bus} Fail-safe mode Normal mode LIN bus Don't care Node in silent mode RXD High High Low TXD Watchdog off Start watchdog lead time t_d Watchdog VCC voltage Silent mode 3.3V/5V Fail safe mode 3.3V/5V Normal mode regulator EN High ΕN **NRES** Undervoltage detection active

Figure 4-3. LIN Wake-up from Silent Mode

4.3 Sleep Mode

A falling edge at EN when TXD is low switches the IC into Sleep Mode. The TXD Signal has to be logic low during the Mode Select window (Figure 4-4 on page 11). In order to avoid any influence to the LIN-pin during switching into sleep mode it is possible to switch the EN up to 3.2 μ s earlier to Low than the TXD. The best and easiest way are two falling edges at TXD and EN at the same time. The transmission path is disabled in Sleep Mode. The supply current $I_{VSsleep}$ from V_{Batt} is typically 10μ A.

The INH output, the PV output and the VCC regulator are switched off. NRES and RXD are low. The internal slave termination between the LIN pin and VS pin is disabled to minimize the current consumption in the event that the LIN pin is short-circuited to GND. Only a weak pull-up current (typically 10μA) between the LIN pin and the VS pin is present. Sleep Mode can be activated independently from the current level on the LIN, WAKE, or KL_15 pin.

A voltage less than the LIN Pre_Wake detection VLINL at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer.




Figure 4-4. Switch to Sleep Mode



A falling edge at the LIN pin followed by a dominant bus level maintained for a certain time period ($> t_{bus}$) and a rising edge at pin LIN result in a remote wake-up request. The device switches from Sleep Mode to Fail-safe Mode.

The VCC regulator is activated, and the internal LIN slave termination resistor is switched on. The remote wake-up request is indicated by a low level at the RXD pin to interrupt the microcontroller (see Figure 4-5 on page 12).

EN high can be used to switch directly to Normal Mode. If EN is still high after VCC ramp up and undervoltage reset time, the IC switches to the Normal Mode.

Bus wake-up filtering time Fail-safe Mode **Normal Mode** LIN bus **RXD** Low Low TXD VCC On state voltage Off state regulator Regulator wake-up time **EN High** ΕN Reset time **NRES** Low Microcontroller start-up time delay Watchdog Watchdog off Start watchdog lead time td

Figure 4-5. LIN Wake Up from Sleep Mode

4.4 Sleep or Silent Mode: Behavior at a Floating LIN-bus or a Short Circuited LIN to GND

In Sleep or in Silent Mode the device has a very low current consumption even during short-circuits or floating conditions on the bus. A floating bus can arise if the Master pull-up resistor is missing, e.g., if it is switched off when the LIN- Master is in sleep mode or even if the power supply of the Master node is switched off.

In order to minimize the current consumption I_{VS} in sleep or silent mode during voltage levels at the LIN-pin below the LIN pre-wake threshold, the receiver is activated only for a specific time tmon. If t_{mon} elapses while the voltage at the bus is lower than Pre-wake detection low (V_{LINL}) and higher than the LIN dominant level, the receiver is switched off again and the circuit changes back to sleep respectively Silent Mode. The current consumption is then $I_{VSsleep_short}$ or $I_{VSsilent_short}$ (typ. $10\mu A$ more than $I_{VSsleep}$ respectively $I_{VSsilent}$). If a dominant state is reached on the bus no wake-up will occur. Even if the voltage rises above the Pre-wake detection high (V_{LINH}) , the IC will stay in sleep respectively silent mode (see Figure 4-6).

This means the LIN-bus must be above the Pre-wake detection threshold V_{LINH} for a few microseconds before a new LIN wake-up is possible.





Figure 4-6. Floating LIN-bus During Sleep or Silent Mode



If the ATA6628/ATA6630 is in Sleep or Silent Mode and the voltage level at the LIN-bus is in dominant state ($V_{LIN} < V_{BUSdom}$) for a time period exceeding t_{mon} (during a short circuit at LIN, for example), the IC switches back to Sleep Mode respectively Silent Mode. The V_S current consumption then is $I_{VSsleep_short}$ or $I_{VSsilent_short}$ (typ. 10µA more than $I_{VSsleep}$ respectively $I_{VSsilent}$). After a positive edge at pin LIN the IC switches directly to Fail-safe Mode (see Figure 4-7 on page 14).

Figure 4-7. Short Circuit to GND on the LIN bus During Sleep- or Silent Mode



4.5 Fail-safe Mode

The device automatically switches to Fail-safe Mode at system power-up. The voltage regulator is switched on (see Figure 5-1 on page 19). The NRES output remains low for t_{res} = 4ms and gives a reset to the microcontroller. LIN communication is switched off. The IC stays in this mode until EN is switched to high. The IC then changes to Normal Mode. A power down of V_{Batt} ($V_{S} < VS_{thU}$) during Silent or Sleep Mode switches the IC into Fail-safe Mode after power up. A low at NRES switches into Fail-safe Mode directly. During Fail-safe Mode, the TXD pin is an output and signals the fail-safe source. The watchdog is switched on.

The LIN SBC can operate in different Modes, like Normal, Silent, or Sleep Mode. The functionality of these modes is described in Table 4-2.

Table 4-2. TXD, RXD Depending from Operation Modes

Different Modes	TXD	RXD				
Fail-safe Mode	Signalling fail-safe sources (see Table 4-3 and Table 4-4)					
Normal Mode	Follows data transmission					
Silent Mode	High	High				
Sleep Mode	Low	Low				

A wake-up event from either Silent or Sleep Mode will be signalled to the microcontroller using the two pins RXD and TXD. The coding is shown in Table 4-3.

A wake-up event will switch the IC to the Fail-safe Mode.

Table 4-3. Signalling Fail-safe Sources

Fail-safe Sources	TXD	RXD
LIN wake-up (pin LIN)	Low	Low
Local wake-up (at pin Wake, pin KL15)	Low	High
VS _{th} (battery) undervoltage detection	High	Low

Table 4-4. Signalling in Fail-safe Mode after Reset (NRES was Low), Shows the Reset Source at TXD and RXD Pins

Fail-safe Sources	TXD	RXD
VCC undervoltage at NRES	High	Low
Watchdog reset at NRES	High	High



4.6 Unpowered Mode

If you connect battery voltage to the application circuit, the voltage at the VS pin increases according to the block capacitor (see Figure 5-1 on page 19). After VS is higher than the VS undervoltage threshold VS $_{th}$, the IC mode changes from Unpowered Mode to Fail-safe Mode. The VCC output voltage reaches its nominal value after t_{VCC} . This time, t_{VCC} , depends on the VCC capacitor and the load.

The NRES is low for the reset time delay t_{reset} . During this time, t_{reset} , no mode change is possible.

IF VS drops below VS_{th}, then the IC switches to Unpowered Mode. The behavior of VCC, NRES and LIN is shown in Figure 4-8. The watchdog needs to be triggered.




Figure 4-8. VCC versus VS for the VCC = 3.3V Regulator

4.7 High-speed Mode

If SP_MODE pin is high and the IC is in Normal Mode, the slew rate control is switched off. The slope time of the LIN falling edge is $t_{S_Fall} < 2\mu s$. The slope time of the LIN rising edge strongly depends on the LIN capacitive and resistive load. To achieve a high baud rate it is recommended to use a small resistor (500 Ω) and a low capacitor. This allows very fast data transmission up to 200kBaud, e.g., for electronic control (ECU) tests and microcontroller program or data download. In this mode superior EMC performance is not guaranteed.

5. Wake-up Scenarios from Silent or Sleep Mode

5.1 Remote Wake-up via Dominant Bus State

A voltage less than the LIN Pre_Wake detection V_{LINL} at the LIN pin activates the internal LIN receiver and starts the wake-up detection timer.

A falling edge at the LIN pin followed by a dominant bus level V_{BUSdom} maintained for a certain time period (> t_{BUS}) and a rising edge at pin LIN result in a remote wake-up request. A remote wake-up from Silent Mode is only possible if TXD is high. The device switches from Silent or Sleep Mode to Fail-safe Mode. The VCC voltage regulator is/remains activated, the INH pin is switched to high, and the internal slave termination resistor is switched on. The remote wake-up request is indicated by a low level at the RXD pin to generate an interrupt for the microcontroller and a strong pull down at TXD.

5.2 Local Wake-up via Pin WAKE

A falling edge at the WAKE pin followed by a low level maintained for a certain time period (> t_{WAKE}) results in a local wake-up request. The device switches to Fail-safe Mode. The internal slave termination resistor is switched on. The local wake-up request is indicated by a low level at the TXD pin to generate an interrupt for the microcontroller. When the Wake pin is low, it is possible to switch to Silent or Sleep Mode via pin EN. In this case, the wake-up signal has to be switched to high > 10 μ s before the negative edge at WAKE starts a new local wake-up request.

5.3 Local Wake-up via Pin KL_15

A positive edge at pin KL_15 followed by a high voltage level for a certain time period (> t_{KL_15}) results in a local wake-up request. The device switches into the Fail-safe Mode. The internal slave termination resistor is switched on. The extra long wake-up time ensures that no transients at KL_15 create a wake-up. The local wake-up request is indicated by a low level at the TXD pin to generate an interrupt for the microcontroller. During high-level voltage at pin KL_15, it is possible to switch to Silent or Sleep Mode via pin EN. In this case, the wake-up signal has to be switched to low > 250µs before the positive edge at KL_15 starts a new local wake-up request. With an external RC combination, the time can be increased.

5.4 Wake-up Source Recognition

The device can distinguish between different wake-up sources (see Table 4-4 on page 15).

The wake-up source can be read on the TXD and RXD pin in Fail-safe Mode. These flags are immediately reset if the microcontroller sets the EN pin to high (see Figure 4-3 on page 10 and Figure 4-5 on page 12) and the IC is in Normal mode.



5.5 Fail-safe Features

- During a short-circuit at LIN to V_{Battery}, the output limits the output current to I_{BUS_lim}. Due to
 the power dissipation, the chip temperature exceeds T_{LINoff}, and the LIN output is switched
 off. The chip cools down and after a hysteresis of T_{hys}, switches the output on again. RXD
 stays on high because LIN is high. During LIN overtemperature switch-off, the VCC
 regulator works independently.
- During a short-circuit from LIN to GND the IC can be switched into Sleep or Silent Mode and even in this case the current consumption is lower than 30μA in Sleep Mode and lower than 70μA in Silent Mode. If the short-circuit disappears, the IC starts with a remote wake-up.
- Sleep or Silent Mode: During a floating condition on the bus the IC switches back to Sleep Mode/Silent Mode automatically and thereby the current consumption is lower than 30μΑ/70μΑ.
- The reverse current is < 2μA at the LIN pin during loss of V_{Batt}. This is optimal behavior for bus systems where some slave nodes are supplied from battery or ignition.
- During a short circuit at VCC, the output limits the output current to I_{VCClim}. Because of undervoltage, NRES switches to low and sends a reset to the microcontroller. The IC switches into Fail-safe Mode. If the chip temperature exceeds the value T_{VCCoff}, the VCC output switches off. The chip cools down and after a hysteresis of T_{hys}, switches the output on again. Because of the Fail-safe Mode, the VCC voltage will switch on again and the microcontroller can start with its normal operation.
- EN pin provides a pull-down resistor to force the transceiver into recessive mode if EN is disconnected.
- RXD pin is set floating if V_{Batt} is disconnected.
- TXD pin provides a pull-up resistor to force the transceiver into recessive mode if TXD is disconnected.
- If TXD is short-circuited to GND, it is possible to switch to Sleep Mode via ENABLE
- After switching the IC into Normal Mode the TXD pin must be pulled to high longer than 10µs in order to activate the LIN driver. This feature prevents the bus from being driven into dominant state when the IC is switched into Normal Mode and TXD is low.
- If the WD_OSC pin has a short-circuit to GND and the NTRIG Signal has a period time > 27ms a reset is guaranteed.
- If the resistor at the WD_OSC pin is disconnected and the NTRIG Signal has a period time
 46ms a reset is guaranteed.
- If there is no NTRIG signal and a short-circuit at WD_OSC to GND the NRES switches to low after 90ms. For an open circuit (no resistor) at WD_OSC it switches to low after 390ms.

5.6 Voltage Regulator

Figure 5-1.

The voltage regulator needs an external capacitor for compensation and for smoothing the disturbances from the microcontroller. It is recommended to use an electrolythic capacitor with C > 1.8µF and a ceramic capacitor with C = 100nF. The values of these capacitors can be varied by the customer, depending on the application.

The main power dissipation of the IC is created from the VCC output current I_{VCC}, which is needed for the application. In Figure 5-2 on page 19 the safe operating area of the Atmel® ATA6630 is shown.

VCC Voltage Regulator: Ramp-up and Undervoltage Detection

٧S





Figure 5-2. Power Dissipation: Safe Operating Area: VCC Output Current versus Supply Voltage V_S at Different Ambient Temperatures Due to R_{thia} = 35K/W



For microcontroller programming, it may be necessary to supply the VCC output via an external power supply while the $V_{\rm S}$ Pin of the system basis chip is disconnected. This will not affect the system basis chip.





6. Watchdog

The watchdog anticipates a trigger signal from the microcontroller at the NTRIG (negative edge) input within a time window of T_{wd} . The trigger signal must exceed a minimum time $t_{trigmin} > 200$ ns. If a triggering signal is not received, a reset signal will be generated at output NRES. The timing basis of the watchdog is provided by the internal oscillator. Its time period, T_{osc} , is adjustable via the external resistor R_{wd} osc (34k Ω to 120k Ω).

During Silent or Sleep Mode the watchdog is switched off to reduce current consumption.

The minimum time for the first watchdog pulse is required after the undervoltage reset at NRES disappears. It is defined as lead time t_d . After wake up from Sleep or Silent Mode, the lead time t_d starts with the negative edge of the RXD output.

6.1 Typical Timing Sequence with $R_{WD OSC} = 51k\Omega$

The trigger signal T_{wd} is adjustable between 20ms and 64ms using the external resistor $R_{WD\ OSC}$.

For example, with an external resistor of $R_{WD_OSC} = 51k\Omega \pm 1\%$, the typical parameters of the watchdog are as follows:

```
\begin{split} t_{osc} &= 0.405 \times R_{WD\_OSC} - 0.0004 \times (R_{WD\_OSC})^2 \left( R_{WD\_OSC} \text{ in } k\Omega \right; t_{osc} \text{ in } \mu \text{s}) \\ t_{OSC} &= 19.6 \mu \text{s due to } 51 k\Omega \\ t_d &= 7895 \times 19.6 \mu \text{s} = 155 \text{ms} \\ t_1 &= 1053 \times 19.6 \mu \text{s} = 20.6 \text{ms} \\ t_2 &= 1105 \times 19.6 \mu \text{s} = 21.6 \text{ms} \\ t_{nres} &= \text{constant} = 4 \text{ms} \end{split}
```

After ramping up the battery voltage, the 5V regulator is switched on. The reset output NRES stays low for the time t_{reset} (typically 4ms), then it switches to high, and the watchdog waits for the trigger sequence from the microcontroller. The lead time, t_d , follows the reset and is t_d = 155ms. In this time, the first watchdog pulse from the microcontroller is required. If the trigger pulse NTRIG occurs during this time, the time t_1 starts immediately. If no trigger signal occurs during the time t_d , a watchdog reset with t_{NRES} = 4 ms will reset the microcontroller after t_d = 155ms. The times t_1 and t_2 have a fixed relationship. A triggering signal from the microcontroller is anticipated within the time frame of t_2 = 21.6ms. To avoid false triggering from glitches, the trigger pulse must be longer than $t_{TRIG,min}$ > 200ns. This slope serves to restart the watchdog sequence. If the triggering signal fails in this open window t_2 , the NRES output will be drawn to ground. A triggering signal during the closed window t_1 immediately switches NRES to low.

VCC 3.3V/SVUndervoltage Reset $t_{reset} = 4 \text{ ms}$ $t_{1} = 20.6 \text{ ms}$ $t_{2} = 21 \text{ ms}$ NTRIG

Figure 6-1. Timing Sequence with $R_{WD OSC} = 51k\Omega$

6.2 Worst Case Calculation with $R_{WD_OSC} = 51k\Omega$

correctly.

The internal oscillator has a tolerance of 20%. This means that t_1 and t_2 can also vary by 20%. The worst case calculation for the watchdog period t_{wd} is calculated as follows.

The ideal watchdog time t_{wd} is between the maximum t_1 and the minimum t_1 plus the minimum t_2 .

$$\begin{split} &t_{1,\text{min}} = 0.8 \times \, t_1 = 16.5 \text{ms}, \, t_{1,\text{max}} = 1.2 \times \, t_1 = 24.8 \text{ms} \\ &t_{2,\text{min}} = 0.8 \times \, t_2 = 17.3 \text{ms}, \, t_{2,\text{max}} = 1.2 \times \, t_2 = 26 \text{ms} \\ &t_{\text{wdmax}} = t_{1\text{min}} + t_{2\text{min}} = 16.5 \text{ms} + 17.3 \text{ms} = 33.8 \text{ms} \\ &t_{\text{wdmin}} = t_{1\text{max}} = 24.8 \text{ms} \end{split}$$

A microcontroller with an oscillator tolerance of $\pm 15\%$ is sufficient to supply the trigger inputs

 Table 6-1.
 Typical Watchdog Timings

 $t_{wd} = 29.3 \text{ms} \pm 4.5 \text{ms} (\pm 15\%)$

R _{WD_OSC} kΩ	Oscillator Period t _{osc} /µs	Lead Time t _d /ms	Closed Window t ₁ /ms	Open Window t ₂ /ms	Trigger Period from Microcontroller t _{wd} /ms	Reset Time t _{nres} /ms
34	13.3	105	14.0	14.7	19.9	4
51	19.61	154.8	20.64	21.67	29.32	4
91	33.54	264.80	35.32	37.06	50.14	4
120	42.84	338.22	45.11	47.34	64.05	4





7. Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Min.	Тур.	Max.	Unit
Supply voltage V _S	V _S	-0.3		+40	V
Pulse time \leq 500ms $T_a = 25^{\circ}C$ Output current $I_{VCC} \leq 85mA$	V _S			+40	V
Pulse time \leq 2min $T_a = 25^{\circ}C$ Output current $I_{VCC} \leq$ 85mA	Vs			27	V
WAKE (with $2.7k\Omega$ serial resistor) KL_15 (with $47k\Omega/100nF$) VBATT (with $47\Omega/10nF$) DC voltage Transient voltage due to ISO7637 (coupling 1nF)		-1 -150		+40 +100	V V
INH - DC voltage		-0.3		V _S + 0.3	V
LIN, VBATT - DC voltage		-27		+40	V
Logic pins (RxD, TxD, EN, NRES, NTRIG, WD_OSC, MODE, TM, DIV_ON, SP_MODE, PV)		-0.3		VCC + 0.5V	V
Output current NRES	I _{NRES}			+2	mA
PVCC DC voltage VCC DC voltage		-0.3 -0.3		+5.5 +6.5	V V
ESD according to IBEE LIN EMC Test Spec. 1.0 following IEC 61000-4-2 - Pin VS, LIN to GND - Pin WAKE (2.7kΩ, serial resistor) to GND - Pin KL_15 (47kΩ/100nF) to GND - Pin VBATT (10nF) to GND		±8			KV
HBM ESD ANSI/ESD-STM5.1 JESD22-A114 AEC-Q100 (002) MIL-STD-883 (M3015.7)		±3			ΚV
CDM ESD STM 5.3.1		±750			V
MM ESD EIA/JESD22-A115 ESD STM5.2 AEC-Q100 (002)		±200			V
ESD HBM following STM5.1 with 1.5kΩ 100pF - Pin VS, LIN, KL_15, WAKE to GND		±6			KV
Junction temperature	T _j	-40		+150	°C
Storage temperature	T _s	-55		+150	°C

8. Thermal Characteristics

Parameters	Symbol	Min.	Тур.	Max.	Unit
Thermal resistance junction to heat slug	R _{thjc}			10	K/W
Thermal resistance junction to ambient, where heat slug is soldered to PCB according to Jedec	R _{thja}		35		K/W
Thermal shutdown of VCC regulator		150	165	170	°C
Thermal shutdown of LIN output		150	165	170	°C
Thermal shutdown hysteresis			10		°C

9. Electrical Characteristics

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
1	VS Pin					1			
1.1	Nominal DC voltage range		VS	V _S	5		27	V	Α
1.0	Supply current in Sleep Mode	Sleep Mode $V_{LIN} > V_S - 0.5V$ $V_S < 14V$	VS	I _{VSsleep}	2	10	14	μА	Α
1.2		Sleep Mode, $V_{LIN} = 0V$ Bus shorted to GND $V_S < 14V$	VS	I _{VSsleep_short}	3	20	30	μА	Α
		Bus recessive V _S < 14V Without load at VCC	VS	l _{VSsilent}	20	35	50	μА	А
1.3	Supply current in Silent Mode	Silent Mode V _S < 14V Bus shorted to GND Without load at VCC	VS	I _{VSsilent_short}	25	45	70	μА	Α
1.4	Supply current in Normal Mode	Bus recessive V _S < 14V Without load at VCC	VS	I _{VSrec}	0.3		0.8	mA	Α
1.5	Supply current in Normal Mode	Bus recessive V _S < 14V V _{CC} load current 50mA	VS	I _{VSdom}	50		53	mA	А
1.6	Supply current in Fail-safe Mode	Bus recessive, RXD is low $V_S < 14V$ Without load at VCC for ATA6628 for ATA6630	VS VS	l VSfail I VSfail		1.0 1.5	1.5 2.0	mA mA	A A
1.7	VS undervoltage threshold	Switch to Unpowered Mode	VS	V_{SthU}	3.7	4.2	4.7	V	Α
1.7	vo undervoltage trireshold	Switch to Fail-safe Mode	VS	V_{SthF}	4.0	4.5	5.0	V	Α
1.8	VS undervoltage threshold hysteresis		VS	V _{Sth_hys}		0.3		V	Α

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





 $5\text{V} < \text{V}_{\text{S}} < 27\text{V}, -40^{\circ}\text{C} < \text{T}_{\text{j}} < 150^{\circ}\text{C},$ unless otherwise specified. All values refer to GND pins

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
2	RXD Output Pin	I	1	II.	1		ı	1	
2.1	Low-level output sink current	Normal Mode V _{LIN} = 0V	RXD	I _{RXD}	1.3	2.5	8	mA	Α
0.0	Law lavel autout valtage	$V_{RXD} = 0.4V$	DVD	\/			0.4	V	۸
	Low-level output voltage	I _{RXD} = 1mA	RXD	V _{RXDL}	0		0.4		A
2.3	Internal resistor to PVCC		RXD	R _{RXD}	3	5	7	kΩ	Α
3	TXD Input/Output Pin						1		T -
3.1	Low-level voltage input		TXD	V_{TXDL}	-0.3		+0.8	V	Α
3.2	High-level voltage input		TXD	V_{TXDH}	2		V _{CC} + 0.3V	V	Α
3.3	Pull-up resistor	$V_{TXD} = 0V$	TXD	R _{TXD}	125	250	400	kΩ	Α
3.4	High-level leakage current	$V_{TXD} = V_{CC}$	TXD	I _{TXD}	-3		+3	μΑ	Α
3.5	Low-level output sink current	Fail-safe Mode, wake up $V_{LIN} = V_{S}$ $V_{WAKE} = 0V$ $V_{TXD} = 0.4V$	TXD	I _{TXDwake}	2	2.5	8	mA	А
4	EN Input Pin	•	•	·			·	•	
4.1	Low-level voltage input		EN	V_{ENL}	-0.3		+0.8	V	Α
4.2	High-level voltage input		EN	V _{ENH}	2		V _{CC} + 0.3V	V	Α
4.3	Pull-down resistor	V _{EN} = V _{CC}	EN	R _{EN}	50	125	200	kΩ	Α
4.4	Low-level input current	$V_{EN} = 0V$	EN	I _{EN}	-3		+3	μA	Α
5	NTRIG Watchdog Input Pin	Lit		LIV				-	
5.1	Low-level voltage input		NTRIG	V _{NTRIGL}	-0.3		+0.8	V	Α
5.2	High-level voltage input		NTRIG	V _{NTRIGH}	2		V _{CC} + 0.3V	V	Α
5.3	Pull-up resistor	$V_{NTRIG} = 0V$	NTRIG	R _{NTRIG}	125	250	400	kΩ	Α
5.4	High-level leakage current	$V_{NTRIG} = V_{CC}$	NTRIG	I _{NTRIG}	-3		+3	μΑ	Α
6	Mode Input Pin								
6.1	Low-level voltage input		MODE	V_{MODEL}	-0.3		+0.8	٧	Α
6.2	High-level voltage input		MODE	V _{MODEH}	2		V _{CC} + 0.3V	V	А
6.3	High-level leakage current	V _{MODE} = V _{CC} or V _{MODE} = 0V	MODE	I _{MODE}	-3		+3	μΑ	А
7	INH Output Pin				1				
7.1	High-level voltage	I _{INH} = -15mA	INH	V _{INHH}	$V_{\rm S} - 0.75$		Vs	V	Α
7.2	Switch-on resistance between VS and INH		INH	R _{INH}		30	50	Ω	Α
		Sleep Mode	INH	I _{INHL}	-3		+3	μA	А
7.3	Leakage current	$V_{INH} = 0V/27V, VS = 27V$							
7.3		V _{INH} = 0V/27V, VS = 27V							
	Leakage current LIN Bus Driver Driver recessive output voltage	V _{INH} = 0V/27V, VS = 27V Load1/Load2	LIN	V _{BUSrec}	0.9 × V _S		V _S	V	Α

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
8.3	Driver dominant voltage	$V_{VS} = 18V$ $R_{load} = 500\Omega$	LIN	V_HiSUP			2	V	Α
8.4	Driver dominant voltage	$V_{VS} = 7.0V$ $R_{load} = 1000\Omega$	LIN	V_LoSUP_1k	0.6			V	Α
8.5	Driver dominant voltage	$V_{VS} = 18V$ $R_{load} = 1000\Omega$	LIN	V_HiSUP_1k	0.8			٧	Α
8.6	Pull-up resistor to VS	The serial diode is mandatory	LIN	R _{LIN}	20	30	47	kΩ	Α
8.7	Voltage drop at the serial diodes	In pull-up path with R _{slave} I _{SerDiode} = 10mA	LIN	V _{SerDiode}	0.4		1.0	V	D
8.8	LIN current limitation V _{BUS} = V _{Batt_max}		LIN	I _{BUS_LIM}	70	120	200	mA	Α
8.9	Input leakage current at the receiver including pull-up resistor as specified	Input leakage current Driver off V _{BUS} = 0V V _{Batt} = 12V	LIN	I _{BUS_PAS_dom}	-1	-0.35		mA	А
8.10	Leakage current LIN recessive	Driver off $8V < V_{Batt} < 18V$ $8V < V_{BUS} < 18V$ $V_{BUS} \ge V_{Batt}$	LIN	I _{BUS_PAS_rec}		10	20	μA	А
8.11	Leakage current at GND loss, control unit disconnected from ground. Loss of local ground must not affect communication in the residual network.	$GND_{Device} = V_{S}$ $V_{Batt} = 12V$ $0V < V_{BUS} < 18V$	LIN	I _{BUS_NO_gnd}	-10	+0.5	+10	μА	А
8.12	Leakage current at loss of battery. Node has to sustain the current that can flow under this condition. Bus must remain operational under this condition.	V_{Batt} disconnected $V_{SUP_Device} = GND$ $0V < V_{BUS} < 18V$	LIN	I _{BUS_NO_bat}		0.1	2	μA	Α
8.13	Capacitance on pin LIN to GND		LIN	C _{LIN}			20	pF	D
9	LIN Bus Receiver	L							
9.1	Center of receiver threshold	$V_{BUS_CNT} = (V_{th_dom} + V_{th_rec})/2$	LIN	V _{BUS_CNT}	0.475 × V _S	0.5 × V _S	0.525 × V _S	V	Α
9.2	Receiver dominant state	$V_{EN} = V_{CC}$	LIN	V _{BUSdom}			$0.4 \times V_S$	V	Α
9.3	Receiver recessive state	$V_{EN} = V_{CC}$	LIN	V _{BUSrec}	$0.6 \times V_S$			V	Α
9.4	Receiver input hysteresis	$V_{hys} = V_{th_rec} - V_{th_dom}$	LIN	V _{BUShys}	0.028 × V _S	0.1 × V _S	0.175 × V _S	V	Α
9.5	Pre_Wake detection LIN High-level input voltage		LIN	V _{LINH}	V _S – 2V		V _S + 0.3V	V	Α
9.6	Pre_Wake detection LIN Low-level input voltage	Activates the LIN receiver	LIN	V _{LINL}	-27		V _S – 3.3V	V	Α

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
10	Internal Timers			1		I.			
10.1	Dominant time for wake-up via LIN bus	V _{LIN} = 0V	LIN	t _{bus}	30	90	150	μs	Α
10.2	Time delay for mode change from Fail-safe into Normal Mode via EN pin	V _{EN} = V _{CC}	EN	t _{norm}	5	15	20	μs	Α
	Time delay for mode change from Normal Mode to Sleep Mode via EN pin	V _{EN} = 0V	EN	t _{sleep}	8	16	25	μs	А
10.4	TXD dominant time-out time	$V_{TXD} = 0V$	TXD	t _{dom}	27	55	70	ms	Α
10.5	Time delay for mode change from Silent Mode into Normal Mode via EN	V _{EN} = V _{CC}	EN	t _{s_n}	5	15	40	μs	А
10.6	Monitoring time for wake-up over LIN bus		LIN	t _{mon}	6	10	15	ms	Α
	Load 3 (medium): 6 8nF 6600	2 characterized on samples:	10.7 and 10	.8 specifies th	e timina pa	arameters	for proper	operation	on of
	Load 3 (medium): 6 8nF 6600	characterized on samples;	10.7 and 10	.8 specifies th	e timina p	arameters	for proper	operation	on of
10.7	20Kbit/s, 10.9 and 10.10 at 10	0.4Kbit/s $\begin{aligned} TH_{\text{Rec(max)}} &= 0.744 \times V_{\text{S}} \\ TH_{\text{Dom(max)}} &= 0.581 \times V_{\text{S}} \end{aligned}$							
10.7		$\begin{array}{l} \text{TH}_{\text{Rec(max)}} = 0.744 \times \text{V}_{\text{S}} \\ \text{TH}_{\text{Dom(max)}} = 0.581 \times \text{V}_{\text{S}} \\ \text{V}_{\text{S}} = 7.0 \text{V to 18V} \\ t_{\text{Bit}} = 50 \mu \text{s} \\ \text{D1} = t_{\text{bus_rec(min)}} / (2 \times t_{\text{Bit}}) \end{array}$	LIN	D1	0.396				А
	20Kbit/s, 10.9 and 10.10 at 10	$\begin{array}{c c} \text{D.4Kbit/s} \\ \hline \text{TH}_{\text{Rec(max)}} = 0.744 \times \text{V}_{\text{S}} \\ \text{TH}_{\text{Dom(max)}} = 0.581 \times \text{V}_{\text{S}} \\ \text{V}_{\text{S}} = 7.0 \text{V to 18V} \\ t_{\text{Bit}} = 50 \mu \text{s} \end{array}$					0.581		
10.8	20Kbit/s, 10.9 and 10.10 at 10 Duty cycle 1	$\begin{array}{ c c c }\hline TH_{Rec(max)} = 0.744 \times V_S \\ TH_{Dom(max)} = 0.581 \times V_S \\ V_S = 7.0V \text{ to } 18V \\ t_{Bit} = 50 \mu s \\ D1 = t_{bus_rec(min)}/(2 \times t_{Bit}) \\ \hline TH_{Rec(min)} = 0.422 \times V_S \\ TH_{Dom(min)} = 0.284 \times V_S \\ V_S = 7.6V \text{ to } 18V \\ t_{Bit} = 50 \mu s \\ D2 = t_{bus_rec(max)}/(2 \times t_{Bit}) \\ \hline TH_{Rec(max)} = 0.778 \times V_S \\ TH_{Dom(max)} = 0.616 \times V_S \\ V_S = 7.0V \text{ to } 18V \\ t_{Bit} = 96 \mu s \\ D3 = t_{bus_rec(min)}/(2 \times t_{Bit}) \\ \hline \end{array}$	LIN	D1					A
10.8	20Kbit/s, 10.9 and 10.10 at 10 Duty cycle 1 Duty cycle 2	$\begin{array}{l} \text{D.4Kbit/s} \\ \hline \text{TH}_{\text{Rec(max)}} = 0.744 \times \text{V}_{\text{S}} \\ \text{TH}_{\text{Dom(max)}} = 0.581 \times \text{V}_{\text{S}} \\ \text{V}_{\text{S}} = 7.0 \text{V to 18V} \\ t_{\text{Bit}} = 50 \mu \text{s} \\ \text{D1} = t_{\text{bus_rec(min)}} / (2 \times t_{\text{Bit}}) \\ \hline \text{TH}_{\text{Rec(min)}} = 0.422 \times \text{V}_{\text{S}} \\ \text{TH}_{\text{Dom(min)}} = 0.284 \times \text{V}_{\text{S}} \\ \text{V}_{\text{S}} = 7.6 \text{V to 18V} \\ t_{\text{Bit}} = 50 \mu \text{s} \\ \text{D2} = t_{\text{bus_rec(max)}} / (2 \times t_{\text{Bit}}) \\ \hline \text{TH}_{\text{Rec(max)}} = 0.778 \times \text{V}_{\text{S}} \\ \hline \text{TH}_{\text{Dom(max)}} = 0.616 \times \text{V}_{\text{S}} \\ \text{V}_{\text{S}} = 7.0 \text{V to 18V} \\ t_{\text{Bit}} = 96 \mu \text{s} \\ \hline \end{array}$	LIN	D1	0.396				A

No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
11	Receiver Electrical AC Parai	neters of the LIN Physical	Layer, LIN F	Receiver, RX	D Load Co	onditions	(C _{RXD}): 20	ρF	
11.1	Propagation delay of receiver (Figure 9-1)	$V_S = 7.0V \text{ to } 18V$ $t_{rx_pd} = max(t_{rx_pdr}, t_{rx_pdf})$	RXD	t _{rx_pd}			6	μs	Α
	Symmetry of receiver propagation delay rising edge minus falling edge	$V_S = 7.0V \text{ to } 18V$ $t_{rx_sym} = t_{rx_pdr} - t_{rx_pdf}$	RXD	t _{rx_sym}	-2		+2	μs	Α
12	NRES Open Drain Output Pi	n							
12.1	Low-level output voltage	$V_S \ge 5.5V$ $I_{NRES} = 1 mA$	NRES	V _{NRESL}			0.14	V	Α
12.2	Low-level output low	10kΩ to 5V $V_{CC} = 0V$	NRES	V _{NRESLL}			0.14	V	Α
12.3	Undervoltage reset time	$V_S \ge 5.5V$ $C_{NRES} = 20pF$	NRES	t _{reset}	2	4	6	ms	Α
	Reset debounce time for falling edge	$V_S \ge 5.5V$ $C_{NRES} = 20pF$	NRES	t _{res_f}	1.5		10	μs	Α
12.5	Switch off leakage current	$V_{NRES} = 5.5V$	NRES		-3		+3	μΑ	Α
13	Watchdog Oscillator				•		*		
13.1	Voltage at WD_OSC in Normal or Fail-safe Mode	$\begin{vmatrix} I_{WD_OSC} = -200\mu A \\ V_{VS} \ge 4V \end{vmatrix}$	WD_OSC	V_{WD_OSC}	1.13	1.23	1.33	V	Α
13.2	Possible values of resistor	Resistor ±1%	WD_OSC	R _{OSC}	34		120	kΩ	Α
13.3	Oscillator period	$R_{OSC} = 34k\Omega$		t _{OSC}	10.65	13.3	15.97	μs	Α
13.4	Oscillator period	$R_{OSC} = 51k\Omega$		t _{osc}	15.68	19.6	23.52	μs	Α
13.5	Oscillator period	$R_{OSC} = 91k\Omega$		t _{osc}	26.83	33.5	40.24	μs	Α
13.6	Oscillator period	$R_{OSC} = 120k\Omega$		t _{osc}	34.2	42.8	51.4	μs	Α
14	Watchdog Timing Relative to	o t _{osc}			II.		11		
14.1	Watchdog lead time after Reset			t _d		7895		cycles	Α
14.2	Watchdog closed window			t ₁		1053		cycles	Α
14.3	Watchdog open window			t ₂		1105		cycles	Α
14.4	Watchdog reset time NRES		NRES	t _{nres}	3.2	4	4.8	ms	Α
15	KL_15 Pin								
15.1	High-level input voltage $R_V = 47k\Omega$	Positive edge initializes a wake-up	KL_15	V _{KL_15H}	4		V _S + 0.3V	V	Α
15.2	Low-level input voltage $R_V = 47k\Omega$		KL_15	V _{KL_15L}	-1		+2	V	Α
15.3	KL_15 pull-down current	V _S < 27V V _{KL_15} = 27V	KL_15	I _{KL_15}		50	60	μΑ	Α
15.4	Internal debounce time	Without external capacitor	KL_15	Tdb _{KL_15}	80	160	250	μs	Α
15.5	KL_15 wake-up time	$R_V = 47k\Omega$, $C = 100nF$	KL_15	Tw _{KL_15}	0.4	2	4.5	ms	С
16	WAKE Pin				•		•		
16.1	High-level input voltage		WAKE	V_{WAKEH}	V _S – 1V		$V_{S} + 0.3V$	V	Α
16.2	Low-level input voltage	Initializes a wake-up signal	WAKE	V_{WAKEL}	-1		$V_S - 3.3V$	V	Α
16.3	WAKE pull-up current	$V_S < 27V, V_{WAKE} = 0V$	WAKE	I _{WAKE}	-30	-10		μΑ	Α
16.4	High-level leakage current	$V_{S} = 27V, V_{WAKE} = 27V$	WAKE	I _{WAKEL}	- 5		+5	μΑ	Α

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
16.5	via vivia piii	V _{WAKE} = 0V	WAKE	I _{WAKEL}	30	70	150	μs	Α
17	VCC Voltage Regulator ATA	6628 in Normal/Fail-safe and	d Silent Mo	de, VCC an	d PVCC Sh	ort-circui	ted		
171	Output voltage VCC	4V < V _S < 18V (0mA to 50mA)	VCC	VCC _{nor}	3.234		3.366	V	Α
17.1	Output voltage voo	4.5V < V _S < 18V (0mA to 85mA)	VCC	VCC _{nor}	3.234		3.366	V	С
17.2	Output voltage VCC at low VS	3V < V _S < 4V	VCC	VCC _{low}	$V_S - V_D$		3.366	V	Α
17.3	Regulator drop voltage	$V_S > 3V$, $I_{VCC} = -15mA$	VS, VCC	V_{D}			200	mV	Α
17.4	Regulator drop voltage	$V_S > 3V$, $I_{VCC} = -50$ mA	VS, VCC	V_D		500	700	mV	Α
17.5	Line regulation	4V < V _S < 18V	VCC	VCC _{line}		0.1	0.2	%	Α
17.6	Load regulation	5mA < I _{VCC} < 50 mA	VCC	VCC _{load}		0.1	0.5	%	Α
17.7	Power supply ripple rejection	10Hz to 100kHz $C_{VCC} = 10\mu F$ $V_S = 14V$, $I_{VCC} = -15mA$	VCC		50			dB	D
17.8	Output current limitation	V _S > 4V	VCC	I _{VCClim}	-240	-160	-85	mA	Α
17.9	External load capacity	0.2Ω < ESR < 5Ω at 100kHz for phase margin $\geq 60^{\circ}$ ESR < 0.2Ω at 100kHz	VCC	C _{load}	1.8	10		μF	D
		for phase margin ≥ 30°							
17.10	VCC undervoltage threshold	Referred to VCC V _S > 4V	VCC	V _{thunN}	2.8		3.2	V	Α
17.11	Hysteresis of undervoltage threshold	Referred to VCC V _S > 4V	VCC	Vhys _{thun}		150		mV	Α
17.12	Ramp-up time $V_S > 4V$ to V_{CC} = 3.3V	$C_{VCC} = 2.2 \mu F$ $I_{load} = -5 mA$ at VCC	VCC	T _{VCC}		320	500	μs	Α
18	VCC Voltage Regulator Atme	el ATA6630 in Normal/Fail-s	afe and Sile	ent Mode, V	CC and PV	CC Short	-circuited		
10 1	Output voltage VCC	5.5V < V _S < 18V (0mA to 50mA)	VCC	VCC _{nor}	4.9		5.1	V	Α
		6V < V _S < 18V (0mA to 85mA)	VCC	VCC _{nor}	4.9		5.1	V	С
18.2	Output voltage VCC at low VS	$4V < V_S < 5.5V$	VCC	VCC _{low}	$V_S - V_D$		5.1	V	Α
18.3	Regulator drop voltage	$V_S > 4V$, $I_{VCC} = -20mA$	VS, VCC	V_{D1}			250	mV	Α
18.4	Regulator drop voltage	$V_S > 4V$, $I_{VCC} = -50$ mA	VS, VCC	V_{D2}		400	600	mV	Α
18.5	Regulator drop voltage	$V_S > 3.3V$, $I_{VCC} = -15mA$	VS, VCC	V _{D3}			200	mV	Α
18.6	Line regulation	5.5V < V _S < 18V	VCC	VCC _{line}		0.1	0.2	%	Α
18.7	Load regulation	5mA < I _{VCC} < 50mA 100kHz	VCC	VCC _{load}		0.1	0.5	%	Α
18.8	Power supply ripple rejection	10Hz to 100kHz $C_{VCC} = 10\mu F$ $V_S = 14V$, $I_{VCC} = -15mA$	VCC		50			dB	D
18.9	Output current limitation	VS > 5.5V	VCC	I _{VCClim}	-240	-130	-85	mA	Α
18.10	External load capacity	0.2Ω < ESR < 5Ω at 100kHz for phase margin $\geq 60^{\circ}$ ESR < 0.2Ω at 100kHz	VCC	C _{load}	1.8	10		μF	D
		for phase margin ≥ 30°							

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter

18.11 VCC undervoltage threshold Referred to VCC V _S > 5.5V VCC V _{Punh} V _{Punh}	No.	Parameters	Test Conditions	Pin	Symbol	Min.	Тур.	Max.	Unit	Type*
Bit Note N		· ·		VCC	V_{thunN}	4.2		4.8	V	Α
19 DV_ON Input Pin	18.12	Hysteresis of undervoltage threshold		VCC	Vhys _{thun}		250		mV	Α
19.1 Low-level voltage input DiV_ON VDIV_ON C-0.3 VCC+0.3 V A 19.2 High-level voltage input DIV_ON DIV_ON DIV_ON DIV_ON C 19.3 Pull-down resistor VDIV_ON DIV_ON DIV_ON DIV_ON C 19.4 Low-level input current VDIV_ON DIV_ON DIV_ON C 19.5 Pull-down resistor VDIV_ON DIV_ON DIV_ON C 19.6 Low-level voltage input SP_MODE VSP_MODE C 19.6 VSP_MODE VSP_MODE DIV_ON DIV_ON C 19.6 VSP_MODE VSP_MODE DIV_ON DIV_	18.13		$C_{VCC} = 2.2 \mu F$ $I_{load} = -5 mA$ at VCC	VCC	t _{VCC}		370	600	μs	Α
19.2 High-level voltage input DIV_ON VolV_ON 2 VolV_C+0.3 V A 19.3 Pull-down resistor VolV_ON = VCC DIV_ON R _{DIV_ON} 125 250 400 kΩ A 20 SP_MODE Input Pin 20.1 Low-level voltage input SP_MODE VsP_MODE -0.3 +0.8 V A 20.2 High-level voltage input SP_MODE VsP_MODE -0.3 +0.8 V A 20.3 Pull-down resistor VsP_MODE = VCC SP_MODE VsP_MODE -0.3 +0.8 V A 20.4 Low-level input current VsP_MODE = VCC SP_MODE SP_MODE -0.3 +0.8 V A 20.4 Low-level input current VsP_MODE = VCC SP_MODE SP_MODE -0.3 +1.3 μA A 20.4 Low-level input current VsP_MODE = VCC SP_MODE -0.3 +1.3 μA A 20.4 Low-level input current VsP_MODE = VCC SP_MODE -0.3 +1.3 μA A 20.4 Low-level input current VsP_MODE = VCC SP_MODE -0.3 125 200 kΩ A 20.4 Low-level input current VsP_MODE = VCC SP_MODE -0.3 125 200 kΩ A 20.4 Low-level input current VsP_MODE = VCC SP_MODE -0.3 125 200 kΩ A 20.4 Low-level input current VsP_MODE = VCC SP_MODE -0.3 125 200 kΩ A 20.4 Low-level input current VsP_MODE = VCC SP_MODE -0.3 125 200 kΩ A 20.4 Low-level input current VsP_MODE = VCC SP_MODE -0.3 125 200 kΩ A 20.4 Low-level input current VsP_S = 7V to 18V LIN SP_MODE -0.3 125 200 kΩ A 21.3 Slope time LIN falling edge Vs = 7V to 18V LIN SP_MODE -0.3 125 Lin Lin Lin SP_MODE -0.3 125 Lin	19	DIV_ON Input Pin								
19.3 Pull-down resistor V_DIV_ON = V_CC DIV_ON R_DIV_ON -3 250 400 kΩ A 19.4 Low-level input current V_DIV_ON = 0V DIV_ON DIV_ON -3 -3 +3 μA A 20.5 P_MODE input PIN 20.1 Low-level voltage input SP_MODE V_SP_MODE -0.3 +0.8 V A 20.2 High-level voltage input SP_MODE SP_MODE SP_MODE 2 V_CC + 0.3 V A 20.3 Pull-down resistor V_SP_MODE = V_CC SP_MODE R_SP_MODE 50 125 200 kΩ A 20.4 Low-level voltage input SP_MODE SP_MODE R_SP_MODE 50 125 200 kΩ A 20.5 Pull-down resistor V_SP_MODE = V_CC SP_MODE R_SP_MODE 50 125 200 kΩ A 20.6 V_SP_MODE = V_SP_MODE V_SP_MOD	19.1	Low-level voltage input		DIV_ON	V _{DIV_ON}	-0.3		+0.8	V	Α
19.4 Low-level input current V _{DIV_ON} = 0V DIV_ON I _{DIV_ON} -3 +3 μA A 20 SP_MODE Input Pin	19.2	High-level voltage input		DIV_ON	V_{DIV_ON}	2		$V_{CC} + 0.3$	V	Α
20.1 Low-level voltage input SP_MODE V _{SP_MODE} -0.3 +0.8 V A	19.3	Pull-down resistor	$V_{DIV_ON} = V_{CC}$	DIV_ON		125	250	400	kΩ	Α
20.1 Low-level voltage input SP_MODE V _{SP_MODE} -0.3 +0.8 V A 20.2 High-level voltage input SP_MODE SP_MODE SP_MODE 2 V _{CC} + 0.3 V A 20.3 Pull-down resistor V _{SP_MODE} = V _{CC} SP_MODE S _{SP_MODE} 50 125 200 KΩ A 20.4 Low-level input current V _{SP_MODE} = 0V SP_MODE S _{SP_MODE} -3 125 200 KΩ A 21 LIN Driver in High-speed Mode (VSP_Mode = VCC) 21.1 Transmission Baud rate V _S = 7V to 18V LIN SP 200 KBaud C 21.2 Slope time LIN falling edge V _S = 7V to 18V LIN S _{SL_fiell} 1 2 μs A 21.3 Slope time LIN rising edge, depending on RC-load V _S = 14V R _{LN} = 500Ω, C _{LIN} = 600pF LIN S _{SL_fiell} 1.3 μs D 22 ATA6628 Voltage Divider 22.1 Divider ratio VS = 5V to 18V PV 11.6 A 22.2 Divider ratio VS = 5V to 18V PV 11.6 A 22.3 Divider temperature drift Sufficiently Sufficientl	19.4	Low-level input current	$V_{DIV_ON} = 0V$	DIV_ON		-3		+3	μΑ	Α
20.2 High-level voltage input SP_MODE VSP_MODE 2 V _{CC} + 0.3 V A	20	SP_MODE Input Pin					1			
20.2 High-level voltage input SP_MODE V _{SP,MODE} 2 V _{CC} + 0.3 V A 20.3 Pull-down resistor V _{SP,MODE} = V _{CC} SP_MODE SP_MODE 50 125 200 KΩ A A 20.4 Low-level input current V _{SP,MODE} = V _{CC} SP_MODE I _{SP,MODE} -3 125 200 KΩ A A A A A A A A A	20.1	Low-level voltage input		SP_MODE	V _{SP MODE}	-0.3		+0.8	V	Α
$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	20.2	High-level voltage input		SP_MODE		2		$V_{CC} + 0.3$	V	Α
20.4 Low-level input current V _{SP_MODE} = 0V SP_MODE I _{SP_MODE} -3 +3 μA A 21 LIN Driver in High-speed Mode(VSP_Mode = VCC) 21.1 Transmission Baud rate R _{IN} = 500Ω, C _{LIN} = 600pF LIN SP 200 kBaud C 21.2 Slope time LIN falling edge V _S = 7V to 18V LIN t _{SL_tall} 1 2 μS A 21.3 Slope time LIN rising edge, depending on RC-load R _{LIN} = 500Ω, C _{LIN} = 600pF LIN t _{SL_tall} 1 2 μS A 22.2 Divider ratio error LIN t _{SL_tall} 1 2 μS A 22.2 Divider ratio error LIN t _{SL_tall} 1 3 μS D 22.4 VBATT range of divider Inearity VBATT 6 17 V A 22.5 VBAtt input current VBATT = 14V VBATT 100 220 μA A 22.6 PV 2 3.1 3.5 V A 22.7 Pin capacitance PV 2 1.6 A 23.0 Divider ratio error PV 1.6 A 23.1 Divider ratio error VBATT 100 220 μA A 23.2 Divider ratio error PV 1.6 A 23.3 Divider ratio error PV 1.6 A 24.4 VBATT range of divider Inearity VBATT 100 220 μA A 25.6 PV A A 26.6 V A 27.7 Pin capacitance PV A 1.6 A 28.8 Divider ratio error PV A 1.6 A 29.3 Divider ratio error PV A 1.6 A 29.3 Divider ratio error PV A 1.6 A 29.3 Divider ratio error PV A 1.6 A 29.4 VBATT range of divider Inearity VBATT A 29.5 VBATT range of divider Inearity VBATT A 29.5 VBATT range of divider VBATT = 14V VBATT 100 220 μA 29.5 VBATT range of divider VBATT = 14V VBATT 100 220 μA 29.6 PV A 29.7 PDPM PO	20.3	Pull-down resistor	V _{SP MODE} = V _{CC}	SP_MODE		50	125	200	kΩ	Α
21	20.4	Low-level input current	_	SP_MODE		-3		+3	μΑ	Α
21.1 Iransmission Baud rate $R_{LIN} = 500\Omega$, $C_{LIN} = 600pF$ LIN SP 200 RBaud C 21.2 Slope time LIN falling edge $V_S = 7V$ to $18V$ LIN t_{SL_fial} 1 2 μ_S A 21.3 Slope time LIN rising edge, depending on RC-load $R_{LIN} = 500\Omega$, $C_{LIN} = 600pF$ LIN t_{SL_fiae} 1.3 μ_S D 22.2 Divider ratio $V_S = 5V$ to $18V$ PV 1 1:6 A 22.2 Divider ratio error PV 1:6 A 22.3 Divider temperature drift PSATT range of divider PSATT range of divider PSATT range of divider PV PSATT PSATT range of divider PV PV PSATT PSA	21	LIN Driver in High-speed Mo	_				1			
21.2 Slope time LIN falling edge depending on RC-load $V_S = 7V \text{ to } 18V$ LIN t_{SL_fall} 1 2 μs A 21.3 Slope time LIN rising edge, depending on RC-load $V_S = 14V$ R _{LIN} = 500Ω, $C_{LIN} = 600pF$ LIN t_{SL_frise} 11.3 μs D 22 ATA6628 Voltage Divider VS = 5V to 18V PV 11.6 A A 22.1 Divider ratio error PV 11.6 A A 22.2 Divider temperature drift VBATT 6 17 V A 22.3 Divider temperature drift VBATT = 14V VBATT 100 220 μA A 22.5 VBatt input current VBATT = 14V VBATT 100 220 μA A 22.6 Maximum output Voltage at PV VBATT PV 2.9 3.1 3.5 V A 22.7 Pin capacitance PV 2.9 3.1 3.5 V A 23.1 Divider ratio VS = 5V to 26V	21.1	Transmission Baud rate	0	LIN	SP	200			kBaud	С
21.3 Slope time LIN rising edge, depending on RC-load V _S = 14V R _{LIN} = 500Ω, C _{LIN} = 600pF LIN t _{SL_rise} 1.3 μs D 22. ATA6628 Voltage Divider 22.1 Divider ratio VS = 5V to 18V PV 1:6 A 22.2 Divider ratio error -2 +2 % A 22.3 Divider temperature drift VBATT 6 17 V A 22.4 VBATT range of divider linearity VBATT = 14V VBATT 100 220 μA A 22.5 VBatt input current VBATT = 14V VBATT 2.9 3.1 3.5 V A 22.6 Pin capacitance PV 2.9 3.1 3.5 V A 23.1 Divider ratio VS = 5V to 26V PV 1:6 A 23.2 Divider ratio error -2 +2 % A 23.3 Divider ratio error -2 +2 % A 23.3 Divider ratio error -2 +2 % A <	21.2	Slope time LIN falling edge		LIN	t _{SL fall}		1	2	μs	Α
22 ATA6628 Voltage Divider 22.1 Divider ratio VS = 5V to 18V PV 1:6 A A 22.2 Divider ratio error				LIN	_		1.3		μs	D
22.2 Divider ratio error	22	ATA6628 Voltage Divider								
22.3 Divider temperature drift	22.1	Divider ratio	VS = 5V to 18V	PV			1:6			Α
22.4 VBATT range of divider linearity	22.2	Divider ratio error				-2		+2	%	Α
VBATT 100 220 μA A	22.3	Divider temperature drift					3			С
22.6 Maximum output Voltage at PV VBATT 2.9 3.1 3.5 V A	22.4			VBATT		6		17	V	Α
22.6 PV VBATT 17V to 40V VBATT 2.9 3.1 3.5 V A	22.5	VBatt input current	VBATT = 14V	VBATT		100		220	μΑ	Α
23 ATA6630 Voltage Divider 23.1 Divider ratio VS = 5V to 26V PV 1:6 A 23.2 Divider ratio error -2 +2 % A 23.3 Divider temperature drift 3 ppm/° C C C 23.4 VBATT range of divider linearity VBATT 6 26 V A 23.5 VBatt input current VBATT = 14V VBATT 100 220 μA A 23.6 Maximum output Voltage at PV VBATT 26V to 40V PV 4.4 4.8 5.2 V A	22.6		VBATT 17V to 40V	VBATT		2.9	3.1	3.5	V	Α
23.1 Divider ratio VS = 5V to 26V PV 1:6 A 23.2 Divider ratio error -2 +2 % A 23.3 Divider temperature drift 3 ppm/° C C C 23.4 VBATT range of divider linearity VBATT 6 26 V A 23.5 VBatt input current VBATT = 14V VBATT 100 220 μA A 23.6 Maximum output Voltage at PV VBATT 26V to 40V PV 4.4 4.8 5.2 V A	22.7	Pin capacitance		PV			2		pF	
23.2 Divider ratio error -2 +2 % A 23.3 Divider temperature drift 3 ppm/° C C 23.4 VBATT range of divider linearity VBATT 6 26 V A 23.5 VBatt input current VBATT = 14V VBATT 100 220 μA A 23.6 Maximum output Voltage at PV VBATT 26V to 40V PV 4.4 4.8 5.2 V A	23	ATA6630 Voltage Divider								
23.3 Divider temperature drift 23.4 VBATT range of divider VBATT 6 26 V A 23.5 VBatt input current VBATT 100 220 μ A 23.6 Maximum output Voltage at PV VBATT 26V to 40V PV 4.4 4.8 5.2 V A	23.1	Divider ratio	VS = 5V to 26V	PV			1:6			Α
23.4 VBATT range of divider linearity VBATT 6 26 V A 23.5 VBatt input current VBATT = 14V VBATT 100 220 μA A 23.6 Maximum output Voltage at PV VBATT 26V to 40V PV 4.4 4.8 5.2 V A	23.2	Divider ratio error				-2		+2	%	Α
23.5 VBatt input current VBATT 100 220 μA A 23.6 Maximum output Voltage at PV VBATT 26V to 40V PV 4.4 4.8 5.2 V A	23.3	Divider temperature drift					3			С
23.6 Maximum output Voltage at PV PV 4.4 4.8 5.2 V A	23.4			VBATT		6		26	V	Α
23.6 Maximum output Voltage at PV PV 4.4 4.8 5.2 V A	23.5	VBatt input current	VBATT = 14V	VBATT		100		220	μΑ	Α
23.7 Pin capacitance PV 2 nF		Maximum output Voltage at	VBATT 26V to 40V	PV		4.4	4.8	5.2		Α
	23.7	Pin capacitance		PV			2		pF	

^{*)} Type means: A = 100% tested, B = 100% correlation tested, C = Characterized on samples, D = Design parameter





Figure 9-1. Definition of Bus Timing Characteristics




Figure 9-2. Typical Application Circuit







Figure 9-3. Application Circuit with External NPN-Transistor



^{*)} Note that the output voltage PVCC is no longer short-ciruit protected when boosting the output current by an external NPN-transistor.

 V_{Battery} VCC KL30 22µF 100nF 10μF PVCC 100nF 10kΩ 19 18 20 16 **VBATT** TM 15 **Atmel** VCC WD_OSC ΕN EN (ATA6628/ ATA6630 **NTRIG** NRES VCC ◀ QFN 5x5mm WAKE 12 TXD 0.65mm pitch 20 lead LIN Sub Bus **GND** INH [11 5 8 9 Microcontroller 10 RXD Z NO. MODE \geq R3 N SP 220pF RXD TXD RESET GND

Figure 9-4. LIN Slave Application with Minimum External Devices

Note: No watchdog, no Battery voltage measurement, no local wake up, INH output not used




10. Ordering Information

Extended Type Number	Package	Remarks
ATA6628-PGPW	QFN20	3.3V LIN system-basis-chip, Pb-free, 1.5k, taped and reeled
ATA6630-PGPW	QFN20	5V LIN system-basis-chip, Pb-free, 1.5k, taped and reeled
ATA6628-PGQW	QFN20	3.3V LIN system-basis-chip, Pb-free, 6k, taped and reeled
ATA6630-PGQW	QFN20	5V LIN system-basis-chip, Pb-free, 6k, taped and reeled

11. Package Information


Package: VQFN_5 x 5_20L Exposed pad 3.1 x 3.1 Dimensions in mm

Not indicated tolerances ±0.05



Drawing-No.: 6.543-5129.01-4

Issue: 2; 09.02.07



technical drawings according to DIN specifications

12. Revision History

Please note that the following page numbers referred to in this section refer to the specific revision mentioned, not to this document.

Revision No.	History
9117G-AUTO-03/11	 Features on page 1 changed Section 1 "Description" on pages 1 to 2 changed Table 2-1 "Pin Description" on page 3 changed Section 3 "Functional Description" on page 4 to 7 changed Section 4 "Modes of Operation" on pages 8 to 16 changed Section 5 "Wake-up Scenarios from Silent or Sleep Mode" on pages 17 to 19 changed Section 7 "Absolute Maximum Ratings" on page 22 changed Section 9 "Electrical Characteristics" numbers 1.2, 1.3, 1.7, 1.8, 17.1, 17.9, 18.1, 18.10, 21.1, 21.2, 21.3, 23.1, 23.4 and 23.6 on pages 23 to 29 changed
9117F-AUTO-10/10	• Section 9 "Electrical Characteristics" numbers 1.6, 1.7, 10.3, 21.3, 22.4, 22.6, 23.4 on pages 23 to 29 changed
9117E-AUTO-07/10	Section 6 "Watchdog" on pages 20 to 21 changed
9117D-AUTO-05/10	 Features on page 1 changed Pin Description table: row Pin 16 changed Text under heading 3.3, 3.8, 3.11, 3.12, 4.2, 5.1, 5.5, 6 changed Figures 4-5, 6-1 changed Figure 9-1 heading changed Figures 9-2 and 9-3 added Abs.Max.Rat.Table -> Parameter text in row "ESD according" changed Abs.Max.Rat.Table -> Values in row "ESD HBM following" changed El.Char.Table -> rows changed: 1.2, 1.3, 1.6, 1.7, 7.1,10.4, 17.12, 12.1, 12.2, 17.5, 17.6, 17.7, 17.8, 18.6, 18.7, 18.8, 18.9, 18.13, 11.5, 23.5 El.Char.Table -> row 8.13 added
9117C-AUTO-10/09	 Complete datasheet: "LIN 2.1 specification" changed in "LIN 2.0, 2.1 specification or "2.x" Features on page 1 changed Description text on page 1 changed Pin Description table rows changed: 8, 11, 12 Sections changed: 3.9, 3.10, 3.15, 3.20, 3.21, 4.1, 4.2, 4.3, 4-7, 5.1, 5.5, 5.6 New section 4.4 added (the following section numbers automatically changes) Table Abs. Max. Ratings: changes in following rows: WAKE, INH - DC voltage, ESD HBM following STM5.1 Table El. Characteristics: changes in following rows: 1.2, 1.3, 7.2, 8.7, 8.11, 8.12, 13.1, 15.5, 17.9, 18.10, 21 to 23.7 new rows 10.6, 12.5, 18.8 added (the following counting changed) row 20.5 deleted Figure heading changed: 4-7 Figures changed: 1-1, 4-3, 4-4, 4-5, 4-6, 4-7, 9-2 Table headings changed: 3-1





Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131 USA

Tel: (+1)(408) 441-0311

Fax: (+1)(408) 487-2600

Atmel Asia Limited

Unit 01-5 & 16, 19/F BEA Tower, Millennium City 5 418 Kwun Tong Road Kwun Tong, Kowloon HONG KONG

Tel: (+852) 2245-6100 **Fax:** (+852) 2722-1369

Atmel Munich GmbH

Business Campus Parkring 4 D-85748 Garching b. Munich GERMANY

Tel: (+49) 89-31970-0 **Fax:** (+49) 89-3194621

Atmel Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 JAPAN

Tel: (+81) (3) 3523-3551 **Fax:** (+81) (3) 3523-7581

© 2011 Atmel Corporation. All rights reserved. / Rev.: 9117G-AUTO-03/11

Atmel[®], logo and combinations thereof, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTILA, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.