

# PJDLLLC05

## Low Capacitance TVS Diode Array

This diode array is configured to protect up to two high speed data transmission lines, used in Low Voltage Differential Signal(LVDS) ports. Acting as a line terminator, minimizes overshoot and undershoot conditions due to bus impedance, as well as protect against over-voltage events as electrostatic discharges. The line-line concept minimizes the problems to customers to re-route PCB lines, simplifying the design.

### FEATURES

- Maximum Capacitance of 1.2pF at 0Vdc 1MHz Line-to-Ground
- Maximum Leakage Current of 1.0uA @ V<sub>RWM</sub>
- Industry Standard SMT Package SOT-563
- IEC61000-4-2 Full Compliance; 15kV air,8kV Contact
- 100% Tin Matte finish(LEAD-FREE PRODUCT)
- Lead free in comply with EU RoHS 2002/95/EC directives.
- Green molding compound as per IEC61249 Std. . (Halogen Free)

### MECHANICAL DATA



- Case: SOT-563, Plastic
- Terminals:Solder plated,solderable per MIL-STD-750,Method2026
- Appox Weight : 0.0026 grams, 0.00009 ounces

### APPLICATIONS

- USB 2.0 and Firewire Port Protection
- HDMI Version 1.3
- DVI
- Marking:05

### SOT-563

Unit : inch(mm)



Line-line concept ease the PCB design, directly placing the device over the data lines, opening only the contact points.

VREF is fixed by the operating voltage, referenced to the ground.

Note: pins 1and 6 (Line1), pins 3 and 4 (Line2) and pins 2 and 5 (Gnd) must be connected externally, as the drawing attached below.

### MAXIMUM RATINGS (T<sub>J</sub>=25°C unless otherwise noted)

RATING	SYMBOL	VALUE	UNITS
Peak Pulse Power (8/20μs Waveform)	P <sub>PP</sub>	75	W
Peak Pulse Current (8/20μs Waveform)	I <sub>PP</sub>	5	A
Operating Temperature Range	T <sub>J</sub>	-55 to 125	°C
Storage Temperature Range	T <sub>STG</sub>	-55 to 150	°C
Soldering Temperature, t max=10s	T <sub>L</sub>	260	°C

# PJDLLLC05

## ELECTRICAL CHARACTERISTICS (T<sub>J</sub>=25°C unless otherwise noted)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Reverse Stand-Off Voltage	V <sub>RWM</sub>	-	-	-	5	V
Reverse Breakdown Voltage	V <sub>BR</sub>	I <sub>BR</sub> =1mA	6.2	-	-	V
Reverse Leakage Current	I <sub>R</sub>	V <sub>R</sub> =5V	-	-	1.0	μA
Clamping Voltage (8/20μs)	V <sub>C</sub>	I <sub>PP</sub> =1A	-	-	10	V
Clamping Voltage (8/20μs)	V <sub>C</sub>	I <sub>PP</sub> =2A	-	-	12	V
Clamping Voltage (8/20μs)	V <sub>C</sub>	I <sub>PP</sub> =5A	-	-	15	V
Off State Junction Capacitance	C <sub>J</sub>	0 Vdc Bias f=1MHz Between I/O pins and pin GND	-	-	1.2	pF
		0 Vdc Bias f=1MHz Between I/O pins	-	-	0.6	pF

## ELECTRICAL CHARACTERISTIC CURVES




Fig.1 Typical Junction Capacitance




Fig.2 Typical Reverse Characteristics




Fig.3 Typical Peak Clamping Voltage (8/20μs)





Fig.4 8/20μs Peak Pulse Current Waveform

# PJDLLLC05

## MOUNTING PAD LAYOUT



## ORDER INFORMATION

- Packing information

T/R - 4K per 7" plastic Reel

T/R - 10K per 13" plastic Reel

## LEGAL STATEMENT


### Copyright PanJit International, Inc 2012

The information presented in this document is believed to be accurate and reliable. The specifications and information herein are subject to change without notice. Pan Jit makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose. Pan Jit products are not authorized for use in life support devices or systems. Pan Jit does not convey any license under its patent rights or rights of others.

## PJDL LLC05

For example :

RB500V-40\_R2\_00001



Part No\_packing code\_Version

PJDL LLC05\_R1\_00001

PJDL LLC05\_R1\_10001

PJDL LLC05\_R2\_00001

PJDL LLC05\_R2\_10001

Packing Code <b>XX</b>				Version Code <b>XXXXX</b>		
Packing type	1 <sup>st</sup> Code	Packing size code	2 <sup>nd</sup> Code	HF or RoHS	1 <sup>st</sup> Code	2 <sup>nd</sup> ~5 <sup>th</sup> Code
T/B	<b>A</b>	N/A	<b>0</b>	HF	<b>0</b>	serial number
T/R	<b>R</b>	7"	<b>1</b>	RoHS	<b>1</b>	serial number
B/P	<b>B</b>	13"	<b>2</b>			
T/P	<b>T</b>	26mm	<b>X</b>			
TRR	<b>S</b>	52mm	<b>Y</b>			
TRL	<b>L</b>	PBCU	<b>U</b>			
FORMING	<b>F</b>	PBCD	<b>D</b>			