




### Features

- TD-SCDMA Compliant
- Low Voltage Positive Bias Supply (3.4V to 4.2V)
- +28dBm Output Power TD-SCDMA
- High Efficiency Operation 37% at  $P_{OUT} = +28\text{dBm}$  (TD-SCDMA)
- Internal Voltage Regulator Eliminates the Need for External Reference Voltage ( $V_{REF}$ )
- 2-Mode Gain States with Digital Control Interface
- Supports DC/DC Converter Operation
- Integrated Power Coupler
- Integrated Blocking and Collector Decoupling Capacitors

### Applications

- TD-SCDMA Wireless Handsets and Data Cards



Functional Block Diagram

### Product Description

The RF7234A is a high-power, high-efficiency, linear power amplifier designed for use as the final RF amplifier in 3V, 50 $\Omega$  TD-SCDMA mobile cellular equipment and spread-spectrum systems. This PA is developed for TD-SCDMA 1880MHz to 1920MHz and 2010MHz to 2025MHz frequency band. The RF7234A has a digital control pin to select one of two gain modes to optimize performance at lower power levels. The part also has an integrated directional coupler which eliminates the need for an external discrete coupler at the output. The RF7234A is fully TD-SCDMA-compliant and is assembled in a 10-pin, 3mmx3mm module.

### Ordering Information

RF7234A 3V TD-SCDMA Linear PA Module 1880MHz to 2025MHz  
RF7234APCBA-410 Fully Assembled Evaluation Board

### Optimum Technology Matching® Applied

- |   |   |                                     |                                   |
|---|---|-------------------------------------|-----------------------------------|
| <input type="checkbox"/> GaAs HBT             | <input type="checkbox"/> SiGe BiCMOS          | <input type="checkbox"/> GaAs pHEMT | <input type="checkbox"/> GaN HEMT |
| <input type="checkbox"/> GaAs MESFET          | <input checked="" type="checkbox"/> Si BiCMOS | <input type="checkbox"/> Si CMOS    | <input type="checkbox"/> RF MEMS  |
| <input checked="" type="checkbox"/> InGaP HBT | <input type="checkbox"/> SiGe HBT             | <input type="checkbox"/> Si BJT     | <input type="checkbox"/> LDMOS    |

## Absolute Maximum Ratings

Parameter	Rating	Unit
Supply Voltage in Standby Mode	5.5	V
Supply Voltage in Idle Mode	5.5	V
Supply Voltage in Operating Mode, 50Ω Load	5.5	V
Supply Voltage, V <sub>BAT</sub>	5.5	V
Control Voltage, V <sub>MODE</sub>	5.5	V
Control Voltage, V <sub>EN</sub>	5.5	V
RF - Input Power	+10	dBm
RF - Output Power	+30	dBm
Output Load VSWR (Ruggedness)	10:1	
Operating Ambient Temperature	-30 to +110	°C
Storage Temperature	-55 to +150	°C



Caution! ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EUDirective 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.


Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>Recommended Operating Conditions</b>					T = 25 °C, V <sub>CC</sub> = V <sub>BATT</sub> = 3.4 V, V <sub>EN</sub> = 1.8 V, 50 Ω, TD-SCDMA Modulation, unless otherwise specified.
Operating Frequency Range	1880		1920	MHz	TD-SCDMA
	2010		2025	Hz	TD-SCDMA
V <sub>BAT</sub>	+3.0 <sup>1</sup>	+3.4	+4.2	V	
V <sub>CC</sub>	+0.5 <sup>1</sup>	+3.4	+4.2	V	
V <sub>EN</sub>	0		0.5	V	PA disabled.
	1.35	1.8	3.10	V	PA enabled.
V <sub>MODE</sub>	0		0.5	V	Logic "low".
	1.35	1.8	3.10	V	Logic "high".
P <sub>OUT</sub>					
Maximum Linear Output (HGM)	28.0 <sup>2</sup>			dBm	High Gain Mode (HGM) TD-SCDMA
Maximum Linear Output (LGM)	16.0 <sup>2</sup>			dBm	Low Gain Mode (LGM)
Ambient Temperature	-25	+25	+85	°C	
Notes:					
<sup>1</sup> Minimum V <sub>CC</sub> for max P <sub>OUT</sub> is indicated. V <sub>CC</sub> down to 0.5V may be used for backed-off power when using DC/DC converter to conserve battery current.					
<sup>2</sup> For operation at below V <sub>CC</sub> = 3.4 V, derate P <sub>OUT</sub> by 1.0 dB.					

Parameter	Specification			Unit	Condition
	Min.	Typ.	Max.		
<b>Electrical Specifications - TD-SCDMA</b>					T = +25°C, V <sub>CC</sub> = V <sub>BAT</sub> = +3.4V, V <sub>EN</sub> = +1.8V, 50Ω, TD-SCDMA modulation unless otherwise specified.
Gain	26	28		dB	HGM, P <sub>OUT</sub> = 28dBm
	11 <sup>1</sup>	14.5		dB	LGM, P <sub>OUT</sub> ≤ 16dBm
Gain Linearity		±0.2		dB	HGM, 16.0dBm ≤ P <sub>OUT</sub> ≤ 28dBm
ACLR - 1.6MHz Offset		-40		dBc	HGM, P <sub>OUT</sub> = 28dBm
		-40		dBc	LGM, P <sub>OUT</sub> = 16dBm
ACLR - 3.2MHz Offset	-54	-56		dBc	HGM, P <sub>OUT</sub> = 28dBm
		-58		dBc	LGM, P <sub>OUT</sub> = 16dBm
PAE Without DC/DC Converter		37		%	HGM, P <sub>OUT</sub> = 28dBm
		8		%	LGM, P <sub>OUT</sub> = 16dBm
Current Drain		500		mA	HBM, P <sub>OUT</sub> = 28dBm (during active timeslot)
		140		mA	LGM, P <sub>OUT</sub> = 16dBm (during active timeslot)
Quiescent Current		95		mA	HGM, DC only
Enable Current		0.1	1.0	mA	Source or sink current. V <sub>EN</sub> = 1.8V.
Mode Current (I <sub>MODE0</sub> )		0.1	1.0	mA	Source or sink current. V <sub>MODE</sub> = 1.8V.
Leakage Current		1.0	10.0	μA	DC only. V <sub>EN</sub> = V <sub>MODE</sub> = 0.5V.
Noise Power in Receive Band		-140		dBm/Hz	Measured in DCS and alternate TDSCDMA 33/34
Input Impedance		1.8:1		VSWR	No ext. matching, P <sub>OUT</sub> ≤ 28dBm, all modes.
Harmonic, 2FO		-13		dBm	P <sub>OUT</sub> ≤ 28dBm, HGM. TDSCDMA
Harmonic, 3FO		-30		dBm	P <sub>OUT</sub> ≤ 28dBm, HGM.
SEM Margin		5		dB	P <sub>OUT</sub> = 28dBm, HGM
Spurious Output Level			-70	dBc	All spurious, P <sub>OUT</sub> ≤ 28dBm, all conditions, load VSWR ≤ 6:1, all phase angles.
Insertion Phase Shift	-30		+30	°	Phase shift at 16dBm when switching from HGM to LGM at 16dBm.
DC Enable Time			10	μS	DC only. Time from V <sub>EN</sub> = high to stable idle current (90% of steady state value).
RF Rise/Fall Time			6	μS	P <sub>OUT</sub> ≤ 28dBm, all modes. 90% of target, DC settled prior to RF.
Coupling Factor		-20		dB	P <sub>OUT</sub> ≤ 28dBm, all modes.
Coupling Accuracy - Temp/Voltage		±0.5		dB	P <sub>OUT</sub> ≤ 28dBm, all modes. -25 °C ≤ T ≤ 85 °C.
Coupling Accuracy - VSWR		±0.25		dB	P <sub>OUT</sub> ≤ 28dBm, all modes, load VSWR = 2:1.
EVM		1.8		%	P <sub>OUT</sub> = 28dBm, V <sub>CC</sub> = 3.4V
Note: <sup>1</sup> Excludes DC/DC converter operation. Gain may be lower when using DC/DC converter to conserve battery current.					

Pin	Function	Description
1	VBAT	Supply voltage for bias circuitry and the first stage amplifier.
2	RF IN	RF input internally matched to 50Ω and DC blocked.
3	NC	Not connected.
4	VMODE	Digital control input for gain mode selection (see Operating Modes truth table).
5	VEN	Digital control input for PA enable and disable (see Operating Modes truth table).
6	CPL_OUT	Coupler output.
7	GND	This pin must be grounded.
8	CPL_IN	Coupler input used for cascading couplers in series. Terminate this pin with a 50Ω resistor if not connected to another coupler.
9	RF OUT	RF output internally matched to 50Ω and DC blocked.
10	VCC	Supply voltage for the second stage amplifier which can be connected to battery supply or output of DC-DC converter.
Pkg Base	GND	Ground connection. The package backside should be soldered to a topside ground pad connecting to the PCB ground plane with multiple ground vias. The pad should have a low thermal resistance and low electrical impedance to the ground plane.


V <sub>EN</sub>	V <sub>MODE1</sub>	V <sub>BAT</sub>	V <sub>CC</sub>	Conditions/Comments
Low	Low	3.0V to 4.2V	3.0V to 4.2V	Power down mode
Low	X	3.0V to 4.2V	3.0V to 4.2V	Standby Mode
High	Low	3.0V to 4.2V	3.0V to 4.2V	High gain mode
High	High	3.0V to 4.2V	3.0V to 4.2V	Low gain mode
High	High	3.0V to 4.2V	≥0.5V	Optional lower V <sub>CC</sub> in low gain mode

## Package Drawing




NOTES:  
1. SHADED AREAS REPRESENT PIN 1 LOCATION.

## Preliminary Application Schematic



### NOTES:

- 1 VCC and VBAT are connected together if DC-DC converter is not used.
- 2 Place these capacitors as close to PA as possible.
- 3 50  $\Omega$  resistor will be removed if pin 8 is connected to another coupler.



PCB Design Requirements

PCB Surface Finish

The PCB surface finish used for RFMD's qualification process is electroless nickel, immersion gold. Typical thickness is 3μinch to 8μinch gold over 180μinch nickel.

PCB Land Pattern Recommendation

PCB land patterns for RFMD components are based on IPC-7351 standards and RFMD empirical data. The pad pattern shown has been developed and tested for optimized assembly at RFMD. The PCB land pattern has been developed to accommodate lead and package tolerances. Since surface mount processes vary from company to company, careful process development is recommended.

PCB Metal Land Pattern





Figure 1. PCB Metal Land Pattern (Top View)

## PCB Solder Mask Pattern

Liquid Photo-Imageable (LPI) solder mask is recommended. The solder mask footprint will match what is shown for the PCB metal land pattern with a 2mil to 3mil expansion to accommodate solder mask registration clearance around all pads. The center-grounding pad shall also have a solder mask clearance. Expansion of the pads to create solder mask clearance can be provided in the master data or requested from the PCB fabrication supplier.

A= 0.45 x 0.50 mm Typ  
B= 1.70 x 2.80 mm



**Figure 2. PCB Solder Mask Pattern (Top View)**

## Thermal Pad and Via Design

The PCB land pattern has been designed with a thermal pad that matches the die paddle size on the bottom of the device.

Thermal vias are required in the PCB layout to effectively conduct heat away from the package. The via pattern has been designed to address thermal, power dissipation and electrical requirements of the device as well as accommodating routing strategies.

The via pattern used for the RFMD qualification is based on thru-hole vias with 0.203mm to 0.330mm finished hole size on a 0.5mm to 1.2mm grid pattern with 0.025mm plating on via walls. If micro vias are used in a design, it is suggested that the quantity of vias be increased by a 4:1 ratio to achieve similar results.

