

Package Style: Bare Die




## Product Description

The FPD6836 is an AlGaAs/InGaAs pseudomorphic High Electron Mobility Transistor (pHEMT), featuring a  $0.25\mu\text{m} \times 360\mu\text{m}$  Schottky barrier gate, defined by high-resolution stepper-based photolithography. The recessed gate structure minimizes parasitics to optimize performance. The epitaxial structure and processing have been optimized for reliable high-power applications.

### Optimum Technology Matching® Applied

- ☐ GaAs HBT
- ☐ GaAs MESFET
- ☐ InGaP HBT
- ☐ SiGe BiCMOS
- ☐ Si BiCMOS
- ☐ SiGe HBT
- ☒ GaAs pHEMT
- ☒ Si CMOS
- ☐ Si BJT
- ☐ GaN HEMT
- ☐ InP HBT
- ☐ RF MEMS
- ☐ LDMOS



## Features

- 25.5dBm Output Power ( $P_{1dB}$ )
- 10dB Power Gain at 12GHz
- 16.5dB Max Stable Gain at 12GHz
- 12dB Maximum Stable Gain at 24GHz
- 50% Power-Added Efficiency
- 8V Operation

## Applications

- Narrowband and Broadband High-Performance Amplifiers
- SATCOM Uplink Transmitters
- PCS/Cellular Low-Voltage High-Efficiency Output Amplifiers
- Medium-Haul Digital Radio Transmitters

| Parameter                                                     | Specification |      |      | Unit | Condition                                                                                       |
|---------------------------------------------------------------|---------------|------|------|------|-------------------------------------------------------------------------------------------------|
|                                                               | Min.          | Typ. | Max. |      |                                                                                                 |
| Electrical Specifications                                     |               |      |      |      |                                                                                                 |
| P <sub>1dB</sub> Gain Compression                             | 24.5          | 25.5 |      | dBm  | V <sub>DS</sub> =8V, I <sub>DS</sub> =50% I <sub>DSS</sub>                                      |
| Power Gain at P <sub>1dB</sub> (G <sub>1dB</sub> )            | 9.0           | 10.0 |      | dB   | V <sub>DS</sub> =8V, I <sub>DS</sub> =50% I <sub>DSS</sub>                                      |
| Power-Added Efficiency (PAE)                                  |               | 50   |      | %    | V <sub>DS</sub> =8V, I <sub>DS</sub> =50% I <sub>DSS</sub> , P <sub>OUT</sub> =P <sub>1dB</sub> |
| Maximum Stable Gain (S <sub>21</sub> /S <sub>12</sub> )       | 15.5          | 16.5 |      | dB   | V <sub>DS</sub> =8V, I <sub>DS</sub> =50% I <sub>DSS</sub> , f=12 GHz                           |
|                                                               | 11.0          | 12.0 |      | dB   | V <sub>DS</sub> =8V, I <sub>DS</sub> =50% I <sub>DSS</sub> , f=24 GHz                           |
| Saturated Drain-Source Current (I <sub>DSS</sub> )            | 90            | 110  | 135  | mA   | V <sub>DS</sub> =1.3V, V <sub>GS</sub> =0V                                                      |
| Maximum Drain-Source Current (I <sub>MAX</sub> )              |               | 215  |      | mA   | V <sub>DS</sub> =1.3V, V <sub>GS</sub> ≈+1V                                                     |
| Transconductance (G <sub>M</sub> )                            |               | 140  |      | ms   | V <sub>DS</sub> =1.3V, V <sub>GS</sub> =0 V                                                     |
| Gate-Source Leakage Current (I <sub>GSO</sub> )               |               | 1    | 10   | μA   | V <sub>GS</sub> =-5V                                                                            |
| Pinch-Off Voltage (V <sub>P</sub> )                           | 0.7           | 1.0  | 1.3  | V    | V <sub>DS</sub> =1.3V, I <sub>DS</sub> =0.36 mA                                                 |
| Gate-Source Breakdown Voltage (V <sub>B<sub>DGS</sub></sub> ) | 12.0          | 14.0 |      | V    | I <sub>GS</sub> =0.36 mA                                                                        |
| Gate-Drain Breakdown Voltage (V <sub>B<sub>DGD</sub></sub> )  | 14.5          | 16.0 |      | V    | I <sub>GD</sub> =0.36 mA                                                                        |
| Thermal Resistivity (θ <sub>JC</sub> )                        |               | 125  |      | °C/W | V <sub>DS</sub> >3V                                                                             |

Note:  $T_{AMBIENT}=22^{\circ}\text{C}$ , RF specifications measured at  $f=12\text{GHz}$  using CW signal.

## Absolute Maximum Ratings<sup>1</sup>

| Parameter                                                                       | Rating     | Unit |
|---------------------------------------------------------------------------------|------------|------|
| Drain-Source Voltage ( $V_{DS}$ )<br>( $-3V < V_{GS} < -0.5V$ ) <sup>2</sup>    | 10         | V    |
| Gate-Source Voltage ( $V_{GS}$ )<br>( $0V < V_{DS} < +10V$ )                    | -3         | V    |
| Drain-Source Current ( $I_{DS}$ )<br>(For $V_{DS} < 2V$ )                       | $I_{DSS}$  |      |
| Gate Current ( $I_G$ )<br>(Forward or reverse current)                          | 10         | mA   |
| RF Input Power ( $P_{IN}$ )<br>(Under any acceptable bias state)                | 20         | dBm  |
| Channel Operating Temperature ( $T_{CH}$ )<br>(Under any acceptable bias state) | 175        | °C   |
| Storage Temperature ( $T_{STG}$ )<br>(Non-Operating Storage)                    | -65 to 150 | °C   |
| Total Power Dissipation ( $P_{TOT}$ ) <sup>3, 4, 5</sup>                        | 1.2        | W    |
| Simultaneous Combination of Limits <sup>6</sup><br>(2 or more max. limits)      | 80         | %    |

Notes:

<sup>1</sup> $T_{AMBIENT} = 22^\circ\text{C}$  unless otherwise noted; exceeding any one of these absolute maximum ratings may cause permanent damage to the device.

<sup>2</sup> Operating at absolute maximum  $V_D$  continuously is not recommended. If operation at 10V is considered then  $I_{DS}$  must be reduced in order to keep the part within its thermal power dissipation limits. Therefore  $V_{GS}$  is restricted to  $< -0.5V$ .

<sup>3</sup>Total Power Dissipation to be de-rated as follows above  $22^\circ\text{C}$ :  $P_{TOT} = 1.2 - (0.008W/^\circ\text{C}) \times T_{HS}$ , where  $T_{HS}$  = heatsink or ambient temperature above  $22^\circ\text{C}$ . Example: For a  $85^\circ\text{C}$  carrier temperature:  $P_{TOT} = 1.2 - (0.008 \times (85 - 22)) = 0.69W$

<sup>4</sup>Total Power Dissipation ( $P_{TOT}$ ) defined as  $(P_{DC} + P_{IN}) - P_{OUT}$ , where  $P_{DC}$ : DC Bias Power,  $P_{IN}$ : RF Input Power,  $P_{OUT}$ : RF Output Power.

<sup>5</sup> Users should avoid exceeding 80% of 2 or more Limits simultaneously.

<sup>6</sup>Thermal Resistivity specification assumes a Au/Sn eutectic die attach onto an Au-plated copper heatsink or rib.




**Caution!** ESD sensitive device.

Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.

RoHS status based on EUDirective 2002/95/EC (at time of this document revision).

The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

## Pad Layout



| Pad | Description | Pin Coordinates ( $\mu\text{m}$ ) |
|-----|-------------|-----------------------------------|
| A   | Gate Pad    | 90, 200                           |
| B   | Drain Pad   | 310, 200                          |
| C   | Source Pad  |                                   |

Note: Coordinates are referenced from the bottom left hand corner of the die to the center of the bond pad opening.

| Die Size ( $\mu\text{m}$ ) | Die Thickness ( $\mu\text{m}$ ) | Min. Bond Pad Opening ( $\mu\text{m} \times \mu\text{m}$ ) |
|----------------------------|---------------------------------|------------------------------------------------------------|
| 400x400                    | 75                              | 68x66                                                      |

## Preferred Assembly Instructions

GaAs devices are fragile and should be handled with great care. Specially designed collets should be used where possible.

The back of the die is metallized and the recommended mounting method is by the use of conductive epoxy. Epoxy should be applied to the attachment surface uniformly and sparingly to avoid encroachment of epoxy onto the top face of the die. Ideally it should not exceed half the chip height. For automated dispense Ablestick LMISR4 is recommended and for manual dispense Ablestick 84-1 LMI or 84-1 LMIT are recommended. These should be cured at a temperature of 150°C for one hour in an oven especially set aside for epoxy curing only. If possible the curing oven should be flushed with dry nitrogen. The gold-tin (80% Au 20% Sn) eutectic die attach has a melting point of approximately 280 °C but the absolute temperature being used depends on the leadframe material used and the particular application. The maximum time at used should be kept to a minimum.

This part has gold (Au) bond pads requiring the use of gold (99.99% pure) bondwire. It is recommended that 25.4mm diameter gold wire be used. Recommended lead bond technique is thermocompression wedge bonding with 0.001" (25µm) diameter wire. Bond force, time stage temperature and ultrasonics are all critical parameters and the settings are dependent on the setup and application being used. Ultrasonic or thermosonic bonding is not recommended.

Bonds should be made from the die first and then to the mounting substrate or package. The physical length of the bondwires should be minimized especially when making RF or ground connections.

## Handling Precautions



To avoid damage to the devices, care should be exercised during handling. Proper Electrostatic Discharge (ESD) precautions should be observed at all stages of storage, handling, assembly, and testing.

## ESD/MSL Rating

These devices should be treated as Class 0 (0V to 250V) using the human body model as defined in JEDEC Standard No. 22-A114. Further information on ESD control measures can be found in MIL-STD-1686 and MIL-HDBK-263. This is an unpackaged part and therefore no MSL rating applies.

## Application Notes and Design Data

Application Notes and design data including S-parameters, noise parameters, and device model are available on request and from [www.rfmd.com](http://www.rfmd.com).

## Reliability

An MTTF of 4.2 million hours at a channel temperature of 150 °C is achieved for the process used to manufacture this device.

## Disclaimers

This product is not designed for use in any space-based or life-sustaining/supporting equipment.

## Ordering Information

| Delivery Quantity   | Ordering Code |
|---------------------|---------------|
| Full Pack (100)     | FPD6836-000   |
| Small Quantity (25) | FPD6836-000SQ |
| Sample Quantity (3) | FPD6836-000S3 |

