



GaAs DISTRIBUTED AMPLIFIER


Die: 3.10 mmx1.45 mmx0.102 mm



Product Description

RFMD's SDA-3000 is a directly coupled (DC) GaAs microwave monolithic integrated circuit (MMIC) driver amplifier die designed for use as a Mach Zehnder Modulated (MZM) laser driver employing single-ended (SE) architectures with $\rm V_{\Pi}$ (V-pi) ranging from 4V to 7V, clock driver for return-to-zero (RZ) and carrier select (CS) Carver Modulators, broadband automated test equipment (ATE), instrumentation, military, and aerospace applications.





Features

- DC to 24GHz Operation
- +25dBm P_{3dB}
- Gain = 16dB Typical
- Noise Figure = 2.1dB at 10GHz
- Output Voltage to 7V_{PP}
- Single Supply Voltage
- 160 mA Total Current

Applications

- Driver for Single-ended (SE)
 MZM, NRZ, DPSK, ODB, RZ
- Clock Driver for RZ and CS Pulse Carver
- Broadband ATE
- Instrumentation
- Military
- Aerospace

Parameter	Specification			Unit	Condition	
Faranteter	Min.	Тур.	Max.	UIIIL	Condition	
Electrical Specifications					TA=+25°C, V _{DD} =+8V _{DC} , VG2@=+3.5V _{DC} , I _{DD} =160 mA*	
Operating Frequency	0		24	GHz	3dB BW	
Gain	15.8	16.8		dB	10GHz	
Output Voltage		8		V _{P-P}		
IP3 at 10GHz		32		dBm	P _{OUT} +10dBm	
P1dB		23		dBm	10GHz	
P _{3dB}		25		dBm	10GHz	
Noise Figure at Mid-Band		2.1		dB	10GHz	
Input Return Loss		12		dB		
Output Return Loss		15				
Supply Current		160		mA		
Supply Voltage		8		V _{DC}		

^{*}Adjust VTI between -1.5 V_{DC} to +0.2 V_{DC} to achieve I_{DD} = 160 mA typical., V_{G2} = 3.5 V_{DC}

SDA-3000



Absolute Maximum Ratings

Parameter	Rating	Unit			
Drain Bias Voltage (V _{DD})	+9.0	V _{DC}			
Gate Bias Voltage (VTI)	-2 to +0	V _{DC}			
Gate Bias Voltage (V _{G2})	$(V_{DD}$ -8.0) V_{DC} to V_{DD}	V			
RF Input Power (V _{DD} =+8.0V _{DC})	15	dBm			
Operating Channel Temperature (T _J)	+175	°C			
Continuous Power Dissipation (T=+85°C)	1.7	W			
Thermal Resistance (Pad to Die Bottom)	50	°C/W			
Storage Temperature	-40 to +150	°C			
Operating Temperature	-40 to +85	°C			
ESD JESD22-A114 Human Body Model (HBM)	Class 0 (All Pads)				




Caution! ESD sensitive device.


Exceeding any one or a combination of the Absolute Maximum Rating conditions may cause permanent damage to the device. Extended application of Absolute Maximum Rating conditions to the device may reduce device reliability. Specified typical performance or functional operation of the device under Absolute Maximum Rating conditions is not implied.


RoHS status based on EUDirective 2002/95/EC (at time of this document revision).


The information in this publication is believed to be accurate and reliable. However, no responsibility is assumed by RF Micro Devices, Inc. ("RFMD") for its use, nor for any infringement of patents, or other rights of third parties, resulting from its use. No license is granted by implication or otherwise under any patent or patent rights of RFMD. RFMD reserves the right to change component circuitry, recommended application circuitry and specifications at any time without prior notice.

Typical Electrical Performance

















rfmd.com

Typical Electrical Performance












Package Drawing

Refer to drawing posted at www.rfmd.com for tolerances.



Notes:

- 1. All dimensions in millimeters
- 2. No connection required for unlabeled bond pads
- 3. Die thickness is 0.102 mm (4 MIL)
- 4. Typical bond pad is 0.100 mm square
- 5. Backside metallization: gold
- 6. Backside metal is ground
- 7. Bond pad metallization: gold






rfmd.com


Pin	Function	Description	Interface Schematic
1	RFIN	RF Input. This pad is DC coupled and matched to 50Ω from DC to 24 GHz. 50Ω microstrip transmission line on 0.127 mm (5 mil) thick alumina thin film substrate is recommended for RF input and output.	RFIN O—
2	VG2	VG2 is an optional pad. It may be used to bias the cascode gate of the amplifier. If this port is used, a 1000 pF bypass capacitor with the shortest wirebond length possible is recommended to prevent low frequency gain ripple.	1000 pF
3	VTO	The output drain termination pad. This pad requires a suggested 1000 pF bypass capacitor with the shortest wirebond length to prevent low frequency gain ripple. The value of the external capacitance limits the low frequency response of the amplifier.	Term Resistor 10 pF
4	RFOUT and VDD	RF Output. 50Ω microstrip transmission line on 0.127mm (5 mil) thick alumina thin film substrate is recommended for RF input and output. Connect the DC bias (V_{DD}) network to provide drain current (I_{DD}).	Note: Drain Bias (VDD) must be applied through a broadband bias tee or external bias network
5	VCAS	Provides VG2 gate voltage to the cascode amplifier. The value is \sim (VCC/2 - absolute value of VTI).	1000 pF
6	VG21	Not connected.	
7	VTI	Input gate voltage, used to bias the amplifier. The value is between -1.5 $\rm V_{DC}$ (device is pinched OFF) to +0.2 $\rm V_{DC}$ (fully ON). This pad requires a bypass capacitor to ground with the shortest possible wirebond length to prevent low frequency gain ripple. The value of the external capacitance limits the low frequency response of the amplifier.	1000 pF
Die	GND	Ground connection. Connect die bottom directly to ground plane for best performance. NOTE: The die should be connected directly to the ground plane with conductive epoxy.	



Assembly Diagram



Application Circuit Schematic




NOTE: Drain Bias (Vdd) must be applied through a broadband bias tee or external bias network.



Measurement Technique

All specifications and typical performances reported in this document were measured in the following manner. Data was taken using a temperature controlled probe station utilizing 150 μ m pitch GSG probes. The interface between the probes and integrated circuit was made with a coplanar to microstrip ceramic test interface. The test interface was then wire bonded to the die as shown in the figure below using 1 mil diameter bondwires. The spacing between the test interface and the die was 200 μ m, and the bond wire loop height was 100 μ m. The thickness of the test interface is 125 μ m (5 mil). The calibration of the test fixture included the probes and test interfaces, so that the measurement reference plane was at the point of bond wire attachment. Therefore, all data represents the integrated circuit and accompanying bond wires.



Ordering Information

Part Number	Description	Delivery Method	Die/GelPak
SDA3000	GaAs Distributed Amplifier, 24 GHz, 3.10 mmx1.45 mm Die	GelPak	10 pcs or more
SDA3000SB	GaAs Distributed Amplifier, 24GHz, 3.10mmx1.45mm Die	GelPak	2 pcs

SDA-3000

