




Silicon Lateral FET, N-Channel Enhancement-Mode MOSFET

Designed for use in medium voltage, moderate power amplifiers such as portable analog and digital cellular radios and PC RF modems.

- Typical CW RF Performance @ 849 MHz: $V_{DD} = 12.5$ Volts, $I_{DQ} = 300$ mA, $P_{out} = 38$ dBm
 Power Gain — 10.5 dB
 Drain Efficiency — 55%
- Capable of Handling 10:1 VSWR, @ 12.5 Vdc, 849 MHz, 38 dBm
- RoHS Compliant
- In Tape and Reel. T1 Suffix = 1,000 Units per 12 mm, 7 inch Reel

MRF9582NT1

**849 MHz, 38 dBm, 12.5 V
 HIGH FREQUENCY
 POWER TRANSISTOR
 LDMOS FET**



ARCHIVE INFORMATION

ARCHIVE INFORMATION

Table 1. Maximum Ratings

Rating	Symbol	Value	Unit
Drain-Source Voltage	V_{DSS}	17	Vdc
Drain-Gate Voltage ($R_{GS} = 1.0$ M Ω)	V_{DGO}	17	Vdc
Gate-Source Voltage	V_{GS}	4.0	Vdc
Drain Current - Continuous	I_D	1.5	Adc
Total Device Dissipation @ $T_C = 85^\circ\text{C}$	P_D	10.5	W
Storage Temperature Range	T_{stg}	-65 to 150	$^\circ\text{C}$
Operating Junction Temperature	T_J	150	$^\circ\text{C}$

Table 2. Thermal Characteristics

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction-to-Case	$R_{\theta JC}$	6	$^\circ\text{C}/\text{W}$

Table 3. Moisture Sensitivity Level

Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD 22-A113, IPC/JEDEC J-STD-020	1	260	$^\circ\text{C}$

NOTE - CAUTION - MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

Table 4. Electrical Characteristics ($T_C = 25^\circ\text{C}$, unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
Off Characteristics					
Drain-Source Breakdown Voltage ($V_{GS} = 0$, $I_D = 100$ nAdc)	$V_{(BR)DSS}$	—	45	—	Vdc
Drain-Source Leakage Current ($V_{DS} = 12.5$ Vdc, $V_{GS} = 0$)	I_{DSS}	—	—	100	nAdc
Gate-Source Leakage Current ($V_{GS} = 5$ Vdc, $V_{DS} = 0$)	I_{GSS}	—	—	100	nAdc
On Characteristics					
Gate Threshold Voltage	V_{GS}	—	2.4	—	Vdc
Resistance Drain-Source ($V_{GS} = 5$ Vdc, $I_D = 300$ mA)	$R_{DS(on)}$	0.05	0.5	0.8	Ω
Dynamic Characteristics					
Input Capacitance ($V_{DS} = 12.5$ Vdc, $V_{GS} = 0$, $f = 1.0$ MHz)	C_{iss}	—	30.77	—	pF
Output Capacitance ($V_{DS} = 12.5$ Vdc, $V_{GS} = 0$, $f = 1.0$ MHz)	C_{oss}	—	15.6	—	pF
Feedback Capacitance ($V_{DS} = 12.5$ Vdc, $V_{GS} = 0$, $f = 1.0$ MHz)	C_{rss}	—	0.82	—	pF
Typical Characteristics					
Power Gain ($V_{DD} = 12.5$ Vdc, $P_{in} = 27.5$ dBm, $f = 849$ MHz)	G_{ps}	—	10.5	—	dB
Drain Efficiency ($V_{DD} = 12.5$ Vdc, $P_{in} = 27.5$ dBm, $f = 849$ MHz)	η_D	—	55	—	%
Output Power	P_{out}	—	38	—	dBm

TYPICAL CHARACTERISTICS




Figure 1. Output Power versus Frequency




Figure 2. Efficiency versus Frequency




Figure 3. Output Power versus Frequency





Figure 4. Quiescent Current versus Frequency



$V_{DD} = 12.5 \text{ Vdc}$, $I_{DQ} = 300 \text{ mA}$, $P_{out} = 38 \text{ dBm}$

f MHz	Z_{source} Ω	Z_{load} Ω
849	$2.5 + j0.5$	$2.5 - j2.5$

Z_{source} = Test circuit impedance as measured from gate to ground.

Z_{load} = Test circuit impedance as measured from drain to ground.





Figure 5. Series Equivalent Source and Load Impedance

PACKAGE DIMENSIONS



- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.185	0.195	4.70	4.95
B	0.175	0.185	4.44	4.70
C	0.058	0.064	1.47	1.63
D	0.017	0.023	0.43	0.58
E	0.014	0.017	0.36	0.43
F	0.027	0.033	0.69	0.84
G	0.071	0.077	1.80	1.96
H	0.017	0.023	0.43	0.58
J	0.000	0.007	0.00	0.18
K	0.018	0.026	0.46	0.66
L	0.253	0.263	6.43	6.68
M	5° REF		5° REF	
N	1.75 REF		4.44 REF	
P	0.000	0.006	0.00	0.15
Q	0.120	0.130	3.05	3.30
R	0.220	0.230	5.59	5.84
S	0.030	0.038	0.76	0.97
T	0.050	0.060	1.27	1.52
U	0.000	0.018	0.00	0.46
V	0.000	0.014	0.00	0.36
W	0.004	0.016	0.10	0.41
X	0.131	0.141	3.33	3.58
Y	0.065	0.075	1.65	1.90
Z	0.089	0.099	2.26	2.51
AA	0.056	0.066	1.42	1.67

- STYLE 1:
 PIN 1. DRAIN
 2. GATE
 3. SOURCE
 4. SOURCE

CASE 449-02
 ISSUE A

REVISION HISTORY

The following table summarizes revisions to this document.

Revision	Date	Description
1	Dec. 2009	<ul style="list-style-type: none">Data sheet archived. Part no longer manufactured.

ARCHIVE INFORMATION

ARCHIVE INFORMATION

How to Reach Us:

Home Page:
www.freescale.com

E-mail:
support@freescale.com

USA/Europe or Locations Not Listed:
Freescale Semiconductor
Technical Information Center, CH370
1300 N. Alma School Road
Chandler, Arizona 85224
+1-800-521-6274 or +1-480-768-2130
support@freescale.com

Europe, Middle East, and Africa:
Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
support@freescale.com

Japan:
Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:
Freescale Semiconductor Hong Kong Ltd.
Technical Information Center
2 Dai King Street
Tai Po Industrial Estate
Tai Po, N.T., Hong Kong
+800 2666 8080
support.asia@freescale.com

For Literature Requests Only:
Freescale Semiconductor Literature Distribution Center
P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or 303-675-2140
Fax: 303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.
© Freescale Semiconductor, Inc. 2006, 2009 All rights reserved.