



PXR40

PXR40 Microcontroller Data Sheet



TEPBGA-416
27mm x 27mm

- Dual issue, 32-bit CPU core complex (e200z7)
 - Compliant with the Power Architecture embedded category
 - 16 KB I-Cache and 16 KB D-Cache
 - Includes an instruction set enhancement allowing variable length encoding (VLE), optional encoding of mixed 16-bit and 32-bit instructions, for code size footprint reduction
 - Includes signal processing extension (SPE2) instruction support for digital signal processing (DSP) and single-precision floating point operations
- 4 MB on-chip flash
 - Supports read during program and erase operations, and multiple blocks allowing EEPROM emulation
- 256 KB on-chip general-purpose SRAM including 32 KB of standby RAM
- Two direct memory access controller (eDMA2) blocks
 - One supporting 64 channels
 - One supporting 32 channels
- Interrupt controller (INTC)
- Frequency modulated phase-locked loop (FMPLL)
- Crossbar switch architecture for concurrent access to peripherals, flash, or RAM from multiple bus masters
- External bus interface (EBI) for calibration and application development (not available on all packages)
- System integration unit (SIU)
- Error correction status module (ECSM)
- Boot assist module (BAM) supports serial bootload via CAN or SCI
- Two second-generation enhanced time processor units (eTPU2) that share code and data RAM.
 - 32 standard channels per eTPU2
 - 24 KB code RAM
 - 6 KB parameter (data) RAM
- Enhanced modular input output system supporting 32 unified channels (eMIOS) with each channel capable of single action, double action, pulse width modulation (PWM) and modulus counter operation
- Four enhanced queued analog-to-digital converters (eQADC)
 - Support for 64 analog channels
 - Includes one absolute reference ADC channel
 - Includes eight decimation filters
- Four deserial serial peripheral interface (SPI) modules
- Three enhanced serial communication interface (UART) modules
- Four controller area network (CAN) modules
- Dual-channel FlexRay controller
- Nexus development interface (NDI) per IEEE-ISTO 5001-2003/5001-2008 standard
- Device and board test support per Joint Test Action Group (JTAG) (IEEE 1149.1)
- On-chip voltage regulator controller regulates supply voltage down to 1.2 V for core logic

Table of Contents

1	PXR40 features	3	5.9	eQADC electrical characteristics	68
2	PXR40 block diagram	5	5.9.1	ADC internal resource measurements	69
3	Pin assignments	6	5.10	C90 flash memory electrical characteristics	71
3.1	416-ball TEPBGA pin assignments	6	5.11	AC specifications	73
4	Signal properties and muxing	11	5.11.1	Clocking	73
5	Electrical characteristics	52	5.11.2	Pad AC specifications	74
5.1	Maximum ratings	52	5.12	AC timing	77
5.2	Thermal characteristics	53	5.12.1	Generic timing diagrams	77
5.2.1	General notes for specifications at maximum junction temperature	54	5.12.2	Reset and configuration pin timing	78
5.3	EMI (Electromagnetic Interference) characteristics	55	5.12.3	IEEE 1149.1 interface timing	78
5.4	ESD characteristics	56	5.12.4	Nexus timing	81
5.5	PMC/POR/LVI electrical specifications	56	5.12.5	External Bus Interface (EBI) timing	84
5.6	Power up/down sequencing	59	5.12.6	External interrupt timing (IRQ pin)	88
5.6.1	Power-up	60	5.12.7	eTPU timing	88
5.6.2	Power-down	60	5.12.8	eMIOS timing	89
5.6.3	Power sequencing and POR dependent on V_{DDA}	60	5.12.9	DSPI timing	90
5.7	DC electrical specifications	61	6	Ordering information	96
5.7.1	I/O pad current specifications	64	6.1	Orderable parts	96
5.7.2	I/O pad V_{DD33} current specifications	64	7	Package information	97
5.7.3	LVDS pad specifications	65	7.1	416-pin package	97
5.8	Oscillator and FMPLL electrical characteristics	66	8	Product documentation	99
			9	Revision history	99

1 PXR40 features

Table 1 displays the PXR40 feature set.

Table 1. PXR40 feature set

Feature	PXR40
Core	e200z7
SIMD	Yes
VLE	Yes
Cache	32 KB (16 KB Instruction/16 KB Data)
Non-maskable interrupt (NMI)	NMI & Critical Interrupt
MMU	64 entry
MPU	Yes
XBAR	5 × 5
Windowing software watchdog	Yes
Nexus	3+
SRAM	256 KB
Flash	4 MB
Flash fetch accelerator	4 × 256 bit (first 1 MB of memory is 4 × 128; last 3 MB are 4 × 256)
External bus	Yes
Calibration bus	16 bit non-muxed 32 bit muxed
DMA	96 channel
DMA Nexus	Class 3
Serial	3
UART_A	Yes
UART_B	Yes
UART_C	Yes
Microsecond bus uplink	Yes
CAN	4
CAN_A	64 message buffers
CAN_B	64 message buffers
CAN_C	64 message buffers
CAN_D	64 message buffers
CAN_E	No
SPI	4
SPI_A	Yes
SPI_B	Yes
SPI_C	Yes
SPI_D	Yes
FlexRay	Yes
Ethernet	No
System timers	4 PIT chan 4 SWT 1 Watchdog
eMIOS	32 channel
eTPU	64 channel
eTPU_A	Yes (eTPU2)
eTPU_B	Yes (eTPU2)


Table 1. PXR40 feature set (continued)

Feature	PXR40
Code memory	24 KB
Data memory	6 KB
Interrupt controller	448
ADC	64 channel
eQADC_A	Yes
eQADC_B	Yes
Temperature sensor	Yes
Variable gain amp.	Yes
Decimation filter	Yes (8 on eQADC_B)
Sensor diagnostics	Yes
PLL	FM
VRC	Yes
Supplies	5V
Low Power Modes	Stop Mode Slow Mode

Note: 3.3 V is required for certain IO segments only during debug/development (e.g., Nexus 3 trace and bus)

2 PXR40 block diagram

Figure 1 shows a top-level block diagram of the PXR40 microcontrollers.



ADC – Analog-to-digital converter	MMU – Memory management unit
ADCi – ADC interface	MPU – Memory protection unit
AIPS – Peripheral I/O bridge	PBRIDGE – Peripheral I/O bridge
AMux – Analog multiplexer	SIU – System integration unit
CAN – Controller area network	SPE2 – Signal processing engine 2
DECFIL – Decimation filter	SPI – Serial peripheral interface controller
EBI – External bus interface	SRAM – General-purpose static RAM
ECSM – Error correction status module	UART/LIN – Universal asynchronous receiver/transmitter/ local interconnect network
eDMA2 – Enhanced direct memory access	VLE – Variable length instruction encoding
eMIOS – Enhanced modular I/O system	
eQADC – Enhanced queued A/D converter module	
eTPU2 – Enhanced time processing unit 2	

Figure 1. Block diagram

	1	2	3	4	5	6	7	8	9	10	11	12	13	
A	VSS	VDD	RSTOUT	ANA0	ANA4	ANA8	ANA11	ANA15	VDDA_A0	REFBYP-CA1	VRL_A	VRH_A	AN28	A
B	VDDEH1	VSS	VDD	TEST	ANA1	ANA5	ANA10	ANA14	VDDA_A1	VSSA_A1	REFBYPCA	AN24	AN27	B
C	ETPUA30	ETPUA31	VSS	VDD	ANA2	ANA6	ANA9	ANA13	ANA17	ANA19	ANA21	ANA23	AN26	C
D	ETPUA27	ETPUA28	ETPUA29	VSS	VDD	ANA3	ANA7	ANA12	ANA16	ANA18	ANA20	ANA22	AN25	D
E	ETPUA23	ETPUA24	ETPUA25	ETPUA26										E
F	ETPUA19	ETPUA20	ETPUA21	ETPUA22										F
G	ETPUA15	ETPUA16	ETPUA17	ETPUA18										G
H	ETPUA11	ETPUA12	ETPUA14	ETPUA13										H
J	ETPUA7	ETPUA8	ETPUA9	ETPUA10										J
K	ETPUA3	ETPUA4	ETPUA5	ETPUA6						VSS	VSS	VSS	VSS	K
L	TCRCLKA	ETPUA0	ETPUA1	ETPUA2						VSS	VSS	VSS	VSS	L
M	VDD33_1	TXDA	RXDA	VSTBY						VSS	VSS	VSS	VSS	M
N	RXDB	BOOTCFG1	WKPCFG	VDD						VDDE2	VSS	VSS	VSS	N
	1	2	3	4	5	6	7	8	9	10	11	12	13	

PXR40 416-ball TEPBGA
 (as viewed from top through the package)
 (1 of 4)

Figure 3. PXR40 416-ball TEPBGA (1 of 4)

Pin assignments

	14	15	16	17	18	19	20	21	22	23	24	25	26	
A	AN32	AN36	VDDA_B0	REFBYPCB1	VRL_B	VRH_B	ANB7	ANB11	ANB14	ANB17	ANB21	ANB23	VSS	A
B	AN29	AN33	VDDA_B1	VSSA_B0	REFBYPCB	ANB6	ANB8	ANB10	ANB15	ANB18	ANB22	VSS	TCRCLKC	B
C	AN30	AN34	AN37	AN38	ANB0	ANB4	ANB5	ANB12	ANB16	ANB19	VSS	ETPUC0	ETPUC1	C
D	AN31	AN35	AN39	ANB1	ANB2	ANB3	ANB9	ANB13	ANB20	VSS	VDDEH7	ETPUC2	ETPUC3	D
E										VDDEH7	ETPUC4	ETPUC5	ETPUC6	E
F										ETPUC7	ETPUC8	ETPUC9	ETPUC10	F
G										ETPUC11	ETPUC12	ETPUC13	ETPUC14	G
H										ETPUC15	ETPUC16	ETPUC17	ETPUC18	H
J										ETPUC19	ETPUC20	ETPUC21	ETPUC22	J
K	VSS	VSS	VSS	VSS						ETPUC23	ETPUC24	ETPUC25	ETPUC26	K
L	VSS	VSS	VSS	VSS						ETPUC27	ETPUC28	ETPUC29	ETPUC30	L
M	VSS	VSS	VSS	VSS						ETPUC31	ETPUB15	ETPUB14	VDDEH7	M
N	VSS	VSS	VSS	VSS						VDDEH6	ETPUB11	ETPUB12	ETPUB13	N

PXR40 416-ball TEPBGA
 (as viewed from top through the package)
 (2 of 4)

Figure 4. PXR40 416-ball TEPBGA (2 of 4)

	1	2	3	4	5	6	7	8	9	10	11	12	13	
P	TXDB	PLLCFG1	PLLCFG2	VDDEH1						VDDE2	VDDE2	VSS	VSS	P
R	JCOMP	RESET	PLLCFG0	RDY						VDDE2	VDDE2	VSS	VSS	R
T	VDDE2	MCKO	MSEO1	EVTI						VDDE2	VDDE2	VDDE2	VSS	T
U	EVTO	MSEO0	MDO0	MDO1						VDDE2	VDDE2	VDDE2	VSS	U
V	MDO2	MDO3	MDO4	MDO5										V
W	MDO6	MDO7	MDO8	VDDE2										W
Y	MDO9	MDO10	MDO11	MDO15										Y
AA	MDO12	MDO13	MDO14	VDD33_2										AA
AB	TDO	TCK	TMS	VDD										AB
AC	VDDE2	TDI	VDD	VSS	VDDE2	PCSA1	PCSA2	PCSB4	PCSB1	VDDEH3	VDDEH4	VDD	EMIOS8	AC
AD	ENGCLK	VDD	VSS	FR_A_TX	FR_B_TX	PCSA5	SOUTA	SCKA	PCSB0	PCSB3	EMIOS2	EMIOS5	EMIOS9	AD
AE	VDD	VSS	FR_A_RX	FR_B_RX	PCSA4	PCSA0	PCSA3	SCKB	SINB	EMIOS0	EMIOS3	EMIOS6	EMIOS10	AE
AF	VSS	VDDE2	FR_A_TX_EN	FR_B_TX_EN	VDDEH3	PCSB5	SINA	PCSB2	SOUTB	EMIOS1	EMIOS4	EMIOS7	EMIOS11	AF

PXR40 416-ball TEPBGA
 (as viewed from top through the package)
 (3 of 4)

Figure 5. PXR40 416-ball TEPBGA (3 of 4)

Pin assignments

	14	15	16	17	18	19	20	21	22	23	24	25	26	
P	VSS	VSS	VSS	VSS						ETPUB7	ETPUB8	ETPUB9	ETPUB10	P
R	VSS	VSS	VSS	VSS						ETPUB3	ETPUB4	ETPUB5	ETPUB6	R
T	VSS	VSS	VSS	VSS						TCRCLKB	ETPUB0	ETPUB1	ETPUB2	T
U	VSS	VSS	VSS	VSS						ETPUB19	ETPUB18	ETPUB17	ETPUB16	U
V										ETPUB26	ETPUB22	ETPUB21	ETPUB20	V
W										REGSEL	ETPUB25	ETPUB24	ETPUB23	W
Y										ETPUB29	ETPUB28	ETPUB27	REGCTL	Y
AA										VDD33_3	ETPUB30	VDDREG	VSSSYN	AA
AB										VDD	ETPUB31	VSSFL	EXTAL	AB
AC	EMIOS14	EMIOS18	EMIOS22	EMIOS27	EMIOS31	CNRXB	CNRXD	VDDEH5	PCSC1	VSS	VDD	VDDEH6	XTAL	AC
AD	EMIOS15	EMIOS19	EMIOS23	EMIOS26	EMIOS30	CNTXB	CNTXD	SCKC	RXDC	PCSC3	VSS	VDD	VDDSYN	AD
AE	EMIOS13	EMIOS17	EMIOS21	EMIOS25	EMIOS29	CNRXA	CNRXC	PCSC0	SINC	PCSC2	PCSC5	VSS	VDD	AE
AF	EMIOS12	EMIOS16	EMIOS20	EMIOS24	EMIOS28	CNTXA	CNTXC	SOUTC	VDDEH4	TXDC	PCSC4	VDDEH5	VSS	AF
	14	15	16	17	18	19	20	21	22	23	24	25	26	

PXR40 416-ball TEPBGA
(as viewed from top through the package)
(4 of 4)

Figure 6. PXR40 416-ball TEPBGA (4 of 4)

4 Signal properties and muxing

Table 2 shows the signals properties for each pin on the PXR40. For each port pin that has an associated SIU_PCR_n register to control its pin properties, the supported functions column lists the functions associated with the programming of the SIU_PCR_n[PA] bit in the order: Primary function (P), Function 2 (F2), Function 3 (F3), and GPIO (G). See Figure 7.

	GPIO/ PCR ¹	Signal Name ²	P/ F/ G	Function ³	Function Summary	I/O	Pad Type
Primary Functions are listed First → Secondary Functions are alternate functions → GPIO Functions are listed Last →	113	TCRCLKA_IRQ7_GPIO113	P	TCRCLKA	eTPU A TCR clock	I	5V M
			A1	IRQ7	External interrupt request	I	
			A2	—	—	—	
			G	GPIO113	GPIO	I/O	
Function not implemented on this device							

Figure 7. Supported functions example

Table 2. Signal Properties and Muxing Summary

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
eTPU_A										
113	TCRCLKA_IRQ7_ GPIO113	P	TCRCLKA	eTPU A TCR clock	I	MH	V _{DDEH1}	—/Up	—/Up	L1
		A1	IRQ7	External interrupt request	I					
		A2	—	—	—					
		G	GPIO113	GPIO	I/O					
114	ETPUA0_ETPUA12_ GPIO114	P	ETPUA0	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	L2
		A1	ETPUA12	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO114	GPIO	I/O					
115	ETPUA1_ETPUA13_ GPIO115	P	ETPUA1	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	L3
		A1	ETPUA13	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO115	GPIO	I/O					
116	ETPUA2_ETPUA14_ GPIO116	P	ETPUA2	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	L4
		A1	ETPUA14	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO116	GPIO	I/O					
117	ETPUA3_ETPUA15_ GPIO117	P	ETPUA3	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	K1
		A1	ETPUA15	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO117	GPIO	I/O					
118	ETPUA4_ETPUA16_ GPIO118	P	ETPUA4	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	K2
		A1	ETPUA16	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO118	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
119	ETPUA5_ETPUA17_ GPIO119	P	ETPUA5	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	K3
		A1	ETPUA17	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO119	GPIO	I/O					
120	ETPUA6_ETPUA18_ GPIO120	P	ETPUA6	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	K4
		A1	ETPUA18	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO120	GPIO	I/O					
121	ETPUA7_ETPUA19_ GPIO121	P	ETPUA7	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	J1
		A1	ETPUA19	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO121	GPIO	I/O					
122	ETPUA8_ETPUA20_ GPIO122	P	ETPUA8	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	J2
		A1	ETPUA20	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO122	GPIO	I/O					
123	ETPUA9_ETPUA21_ GPIO123	P	ETPUA9	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	J3
		A1	ETPUA21	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO123	GPIO	I/O					
124	ETPUA10_ETPUA22_ GPIO124	P	ETPUA10	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	J4
		A1	ETPUA22	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO124	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
125	ETPUA11_ETPUA23_ GPIO125	P	ETPUA11	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	H1
		A1	ETPUA23	eTPU A channel (output only)	O					
		A2	—	—	—					
		G	GPIO125	GPIO	I/O					
126	ETPUA12_PCSB1_ GPIO126	P	ETPUA12	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	H2
		A1	PCSB1	DSPI B peripheral chip select	O					
		A2	—	—	—					
		G	GPIO126	GPIO	I/O					
127	ETPUA13_PCSB3_ GPIO127	P	ETPUA13	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	H4
		A1	PCSB3	DSPI B peripheral chip select	O					
		A2	—	—	—					
		G	GPIO127	GPIO	I/O					
128	ETPUA14_PCSB4_ GPIO128	P	ETPUA14	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	H3
		A1	PCSB4	DSPI B peripheral chip select	O					
		A2	—	—	—					
		G	GPIO128	GPIO	I/O					
129	ETPUA15_PCSB5_ GPIO129	P	ETPUA15	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	G1
		A1	PCSB5	DSPI B peripheral chip select	O					
		A2	—	—	—					
		G	GPIO129	GPIO	I/O					
130	ETPUA16_PCSD1_ GPIO130	P	ETPUA16	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	G2
		A1	PCSD1	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO130	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
131	ETPUA17_PCSD2_ GPIO131	P	ETPUA17	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	G3
		A1	PCSD2	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO131	GPIO	I/O					
132	ETPUA18_PCSD3_ GPIO132	P	ETPUA18	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	G4
		A1	PCSD3	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO132	GPIO	I/O					
133	ETPUA19_PCSD4_ GPIO133	P	ETPUA19	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	F1
		A1	PCSD4	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO133	GPIO	I/O					
134	ETPUA20_IRQ8_ GPIO134	P	ETPUA20	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	F2
		A1	IRQ8	External interrupt request	I					
		A2	—	—	—					
		G	GPIO134	GPIO	I/O					
135	ETPUA21_IRQ9_ GPIO135	P	ETPUA21	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	F3
		A1	IRQ9	External interrupt request	I					
		A2	—	—	—					
		G	GPIO135	GPIO	I/O					
136	ETPUA22_IRQ10_ GPIO136	P	ETPUA22	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	F4
		A1	IRQ10	External interrupt request	I					
		A2	—	—	—					
		G	GPIO136	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
137	ETPUA23_IRQ11_ GPIO137	P	ETPUA23	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	E1
		A1	IRQ11	External interrupt request	I					
		A2	—	—	—					
		G	GPIO137	GPIO	I/O					
138	ETPUA24_IRQ12_ GPIO138	P	ETPUA24	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	E2
		A1	IRQ12	External interrupt request	I					
		A2	—	—	—					
		G	GPIO138	GPIO	I/O					
139	ETPUA25_IRQ13_ GPIO139	P	ETPUA25	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	E3
		A1	IRQ13	External interrupt request	I					
		A2	—	—	—					
		G	GPIO139	GPIO	I/O					
140	ETPUA26_IRQ14_ GPIO140	P	ETPUA26	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	E4
		A1	IRQ14	External interrupt request	I					
		A2	—	—	—					
		G	GPIO140	GPIO	I/O					
141	ETPUA27_IRQ15_ GPIO141	P	ETPUA27	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	D1
		A1	IRQ15	External interrupt request	I					
		A2	—	—	—					
		G	GPIO141	GPIO	I/O					
142	ETPUA28_PCSC1_ GPIO142	P	ETPUA28	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	D2
		A1	PCSC1	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO142	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
143	ETPUA29_PCSC2_ GPIO143	P	ETPUA29	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	D3
		A1	PCSC2	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO143	GPIO	I/O					
144	ETPUA30_PCSC3_ GPIO144	P	ETPUA30	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	C1
		A1	PCSC3	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO144	GPIO	I/O					
145	ETPUA31_PCSC4_ GPIO145	P	ETPUA31	eTPU A channel	I/O	MH	V _{DDEH1}	—/WKPCFG	—/WKPCFG	C2
		A1	PCSC4	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO145	GPIO	I/O					
eTPU_B										
146	TCRCLKB_IRQ6_ GPIO146	P	TCRCLKB	eTPU B TCR clock	I	MH	V _{DDEH6}	—/Up	—/Up	T23
		A1	IRQ6	External interrupt request	I					
		A2	—	—	—					
		G	GPIO146	GPIO	I/O					
147	ETPUB0_ETPUB16_ GPIO147	P	ETPUB0	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	T24
		A1	ETPUB16	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO147	GPIO	I/O					
148	ETPUB1_ETPUB17_ GPIO148	P	ETPUB1	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	T25
		A1	ETPUB17	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO148	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
149	ETPUB2_ETPUB18_ GPIO149	P	ETPUB2	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	T26
		A1	ETPUB18	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO149	GPIO	I/O					
150	ETPUB3_ETPUB19_ GPIO150	P	ETPUB3	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	R23
		A1	ETPUB19	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO150	GPIO	I/O					
151	ETPUB4_ETPUB20_ GPIO151	P	ETPUB4	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	R24
		A1	ETPUB20	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO151	GPIO	I/O					
152	ETPUB5_ETPUB21_ GPIO152	P	ETPUB5	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	R25
		A1	ETPUB21	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO152	GPIO	I/O					
153	ETPUB6_ETPUB22_ GPIO153	P	ETPUB6	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	R26
		A1	ETPUB22	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO153	GPIO	I/O					
154	ETPUB7_ETPUB23_ GPIO154	P	ETPUB7	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	P23
		A1	ETPUB23	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO154	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
155	ETPUB8_ETPUB24_ GPIO155	P	ETPUB8	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	P24
		A1	ETPUB24	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO155	GPIO	I/O					
156	ETPUB9_ETPUB25_ GPIO156	P	ETPUB9	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	P25
		A1	ETPUB25	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO156	GPIO	I/O					
157	ETPUB10_ETPUB26_ GPIO157	P	ETPUB10	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	P26
		A1	ETPUB26	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO157	GPIO	I/O					
158	ETPUB11_ETPUB27_ GPIO158	P	ETPUB11	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	N24
		A1	ETPUB27	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO158	GPIO	I/O					
159	ETPUB12_ETPUB28_ GPIO159	P	ETPUB12	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	N25
		A1	ETPUB28	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO159	GPIO	I/O					
160	ETPUB13_ETPUB29_ GPIO160	P	ETPUB13	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	N26
		A1	ETPUB29	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO160	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
161	ETPUB14_ETPUB30_ GPIO161	P	ETPUB14	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	M25
		A1	ETPUB30	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO161	GPIO	I/O					
162	ETPUB15_ETPUB31_ GPIO162	P	ETPUB15	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	M24
		A1	ETPUB31	eTPU B channel (output only)	O					
		A2	—	—	—					
		G	GPIO162	GPIO	I/O					
163	ETPUB16_PCSA1_ GPIO163	P	ETPUB16	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	U26
		A1	PCSA1	DSPI A peripheral chip select	O					
		A2	—	—	—					
		G	GPIO163	GPIO	I/O					
164	ETPUB17_PCSA2_ GPIO164	P	ETPUB17	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	U25
		A1	PCSA2	DSPI A peripheral chip select	O					
		A2	—	—	—					
		G	GPIO164	GPIO	I/O					
165	ETPUB18_PCSA3_ GPIO165	P	ETPUB18	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	U24
		A1	PCSA3	DSPI A peripheral chip select	O					
		A2	—	—	—					
		G	GPIO165	GPIO	I/O					
166	ETPUB19_PCSA4_ GPIO166	P	ETPUB19	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	U23
		A1	PCSA4	DSPI A peripheral chip select	O					
		A2	—	—	—					
		G	GPIO166	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
167	ETPUB20_ GPIO167	P	ETPUB20	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	V26
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO167	GPIO	I/O					
168	ETPUB21_ GPIO168	P	ETPUB21	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	V25
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO168	GPIO	I/O					
169	ETPUB22_ GPIO169	P	ETPUB22	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	V24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO169	GPIO	I/O					
170	ETPUB23_ GPIO170	P	ETPUB23	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	W26
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO170	GPIO	I/O					
171	ETPUB24_ GPIO171	P	ETPUB24	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	W25
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO171	GPIO	I/O					
172	ETPUB25_ GPIO172	P	ETPUB25	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	W24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO172	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
173	ETPUB26_ GPIO173	P	ETPUB26	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	V23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO173	GPIO	I/O					
174	ETPUB27_ GPIO174	P	ETPUB27	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	Y25
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO174	GPIO	I/O					
175	ETPUB28_ GPIO175	P	ETPUB28	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	Y24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO175	GPIO	I/O					
176	ETPUB29_ GPIO176	P	ETPUB29	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	Y23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO176	GPIO	I/O					
177	ETPUB30_ GPIO177	P	ETPUB30	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	AA24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO177	GPIO	I/O					
178	ETPUB31_ GPIO178	P	ETPUB31	eTPU B channel	I/O	MH	V _{DDEH6}	—/WKPCFG	—/WKPCFG	AB24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO178	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
GPIO, IRQ, FlexRay										
440	TCRCLKC_ GPIO440 ⁹	P	—	—	—	MH	V _{DDEH7}	—/Up	—/Up	B26
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO440	GPIO	I/O					
441	ETPUC0_ GPIO441 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	C25
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO441	GPIO	I/O					
442	ETPUC1_ GPIO442 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	C26
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO442	GPIO	I/O					
443	ETPUC2_ GPIO443 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	D25
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO443	GPIO	I/O					
444	ETPUC3_ GPIO444 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	D26
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO444	GPIO	I/O					
445	ETPUC4_ GPIO445 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	E24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO445	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
446	ETPUC5_ GPIO446 ⁹	P	—	—	I/O	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	E25
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO446	GPIO	I/O					
447	ETPUC6_ GPIO447 ⁹	P	—	—	I/O	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	E26
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO447	GPIO	I/O					
448	ETPUC7_ GPIO448 ⁹	P	—	—	I/O	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	F23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO448	GPIO	I/O					
449	ETPUC8_ GPIO449 ⁹	P	—	—	I/O	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	F24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO449	GPIO	I/O					
450	ETPUC9_IRQ0_ GPIO450 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	F25
		A1	IRQ0	External interrupt request	I					
		A2	—	—	—					
		G	GPIO450	GPIO	I/O					
451	ETPUC10_IRQ1_ GPIO451 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	F26
		A1	IRQ1	External interrupt request	I					
		A2	—	—	—					
		G	GPIO451	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
452	ETPUC11_IRQ2_ GPIO452 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	G23
		A1	IRQ2	External interrupt request	I					
		A2	—	—	—					
		G	GPIO452	GPIO	I/O					
453	ETPUC12_IRQ3_ GPIO453 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	G24
		A1	IRQ3	External interrupt request	I					
		A2	—	—	—					
		G	GPIO453	GPIO	I/O					
454	ETPUC13_3_IRQ4_ GPIO454 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	G25
		A1	IRQ4	External interrupt request	I					
		A2	—	—	—					
		G	GPIO454	GPIO	I/O					
455	ETPUC14_4_IRQ5_ GPIO455 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	G26
		A1	IRQ5	External interrupt request	I					
		A2	—	—	—					
		G	GPIO455	GPIO	I/O					
456	ETPUC15_ GPIO456 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	H23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO456	GPIO	I/O					
457	ETPUC16_FR_A_TX_ GPIO457 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	H24
		A1	FR_A_TX	FlexRay A transfer	O					
		A2	—	—	—					
		G	GPIO457	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
458	ETPUC17_FR_A_RX_ GPIO458 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	H25
		A1	FR_A_RX	FlexRay A receive	I					
		A2	—	—	—					
		G	GPIO458	GPIO	I/O					
459	ETPUC18_FR_A_TX_EN_ GPIO459 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	H26
		A1	FR_A_TX_EN	FlexRay A transfer enable	O					
		A2	—	—	—					
		G	GPIO459	GPIO	I/O					
460	ETPUC19_TXDA_ GPIO460 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	J23
		A1	TXDA	eSCI A transmit	O					
		A2	—	—	—					
		G	GPIO460	GPIO	I/O					
461	ETPUC20_RXDA_ GPIO461 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	J24
		A1	RXDA	eSCI A receive	I					
		A2	—	—	—					
		G	GPIO461	GPIO	I/O					
462	ETPUC21_TXDB_ GPIO462 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	J25
		A1	TXDB	eSCI B transmit	O					
		A2	—	—	—					
		G	GPIO462	GPIO	I/O					
463	ETPUC22_RXDB_ GPIO463 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	J26
		A1	RXDB	eSCI B receive	I					
		A2	—	—	—					
		G	GPIO463	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
464	ETPUC23_PCSD5_ GPIO464 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	K23
		A1	PCSD5	DSPI D peripheral chip select	O					
		A2	MAA0	ADC A Mux Address 0	O					
		A3	MAB0	ADC B Mux Address 0	O					
		G	GPIO464	GPIO	I/O					
465	ETPUC24_PCSD4_ GPIO465 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	K24
		A1	PCSD4	DSPI D peripheral chip select	O					
		A2	MAA1	ADC A Mux Address 1	O					
		A4	MAB1	ADC B Mux Address 1	O					
		G	GPIO465	GPIO	I/O					
466	ETPUC25_PCSD3_ GPIO466 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	K25
		A1	PCSD3	DSPI D peripheral chip select	O					
		A2	MAA2	ADC A Mux Address 2	O					
		A3	MAB2	ADC B Mux Address 2	O					
		G	GPIO466	GPIO	I/O					
467	ETPUC26_PCSD2_ GPIO467 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	K26
		A1	PCSD2	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO467	GPIO	I/O					
468	ETPUC27_PCSD1_ GPIO468 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	L23
		A1	PCSD1	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO468	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
469	ETPUC28_PCSD0_ GPIO469 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	L24
		A1	PCSD0	DSPI D peripheral chip select	I/O					
		A2	—	—	—					
		G	GPIO469	GPIO	I/O					
470	ETPUC29_SCKD_ GPIO470 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	L25
		A1	SCKD	DSPI D clock	I/O					
		A2	—	—	—					
		G	GPIO470	GPIO	I/O					
471	ETPUC30_SOUTD_ GPIO471 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	L26
		A1	SOUTD	DSPI D data output	O					
		A2	—	—	—					
		G	GPIO471	GPIO	I/O					
472	ETPUC31_SIND_ GPIO472 ⁹	P	—	—	—	MH	V _{DDEH7}	—/WKPCFG	—/WKPCFG	M23
		A1	SIND	DSPI D data input	I					
		A2	—	—	—					
		G	GPIO472	GPIO	I/O					
eMIOS										
179	EMIOS0_ETPUA0_ GPIO179	P	EMIOS0	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AE10
		A1	ETPUA0	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO179	GPIO	I/O					
180	EMIOS1_ETPUA1_ GPIO180	P	EMIOS1	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AF10
		A1	ETPUA1	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO180	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
181	EMIOS2_ETPUA2_ GPIO181	P	EMIOS2	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AD11
		A1	ETPUA2	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO181	GPIO	I/O					
182	EMIOS3_ETPUA3_ GPIO182	P	EMIOS3	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AE11
		A1	ETPUA3	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO182	GPIO	I/O					
183	EMIOS4_ETPUA4_ GPIO183	P	EMIOS4	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AF11
		A1	ETPUA4	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO183	GPIO	I/O					
184	EMIOS5_ETPUA5_ GPIO184	P	EMIOS5	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AD12
		A1	ETPUA5	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO184	GPIO	I/O					
185	EMIOS6_ETPUA6_ GPIO185	P	EMIOS6	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AE12
		A1	ETPUA6	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO185	GPIO	I/O					
186	EMIOS7_ETPUA7_ GPIO186	P	EMIOS7	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AF12
		A1	ETPUA7	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO186	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
187	EMIOS8_ETPUA8_ GPIO187	P	EMIOS8	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AC13
		A1	ETPUA8	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO187	GPIO	I/O					
188	EMIOS9_ETPUA9_ GPIO188	P	EMIOS9	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AD13
		A1	ETPUA9	eTPU A channel	O					
		A2	—	—	—					
		G	GPIO188	GPIO	I/O					
189	EMIOS10_SCKD_ GPIO189	P	EMIOS10	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AE13
		A1	SCKD	DSPI D clock	O					
		A2	—	—	—					
		G	GPIO189	GPIO	I/O					
190	EMIOS11_SIND_ GPIO190	P	EMIOS11	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AF13
		A1	SIND	DSPI D data input	I					
		A2	—	—	—					
		G	GPIO190	GPIO	I/O					
191	EMIOS12_SOUTC_ GPIO191	P	EMIOS12	eMIOS channel	O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AF14
		A1	SOUTC	DSPI C data output	O					
		A2	—	—	—					
		G	GPIO191	GPIO	I/O					
192	EMIOS13_SOUTD_ GPIO192	P	EMIOS13	eMIOS channel	O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AE14
		A1	SOUTD	DSPI D data output	O					
		A2	—	—	—					
		G	GPIO192	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
193	EMIOS14_IRQ0_ GPIO193	P	EMIOS14	eMIOS channel	O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AC14
		A1	IRQ0	External interrupt request	I					
		A2	CNTXD	FlexCAN D transmit	O					
		G	GPIO193	GPIO	I/O					
194	EMIOS15_IRQ1_ GPIO194	P	EMIOS15	eMIOS channel	O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AD14
		A1	IRQ1	External interrupt request	I					
		A2	CNRXD	FlexCAN D receive	I					
		G	GPIO194	GPIO	I/O					
195	EMIOS16_ETPUB0_ GPIO195	P	EMIOS16	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AF15
		A1	ETPUB0	eTPU B channel	O					
		A2	FR_DBG[3]	FlexRay debug	O					
		G	GPIO195	GPIO	I/O					
196	EMIOS17_ETPUB1_ GPIO196	P	EMIOS17	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AE15
		A1	ETPUB1	eTPU B channel	O					
		A2	FR_DBG[2]	FlexRay debug	O					
		G	GPIO196	GPIO	I/O					
197	EMIOS18_ETPUB2_ GPIO197	P	EMIOS18	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AC15
		A1	ETPUB2	eTPU B channel	O					
		A2	FR_DBG[1]	FlexRay debug	O					
		G	GPIO197	GPIO	I/O					
198	EMIOS19_ETPUB3_ GPIO198	P	EMIOS19	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AD15
		A1	ETPUB3	eTPU B channel	O					
		A2	FR_DBG[0]	FlexRay debug	O					
		G	GPIO198	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
199	EMIOS20_ETPUB4_ GPIO199	P	EMIOS20	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AF16
		A1	ETPUB4	eTPU B channel	O					
		A2	—	—	—					
		G	GPIO199	GPIO	I/O					
200	EMIOS21_ETPUB5_ GPIO200	P	EMIOS21	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AE16
		A1	ETPUB5	eTPU B channel	O					
		A2	—	—	—					
		G	GPIO200	GPIO	I/O					
201	EMIOS22_ETPUB6_ GPIO201	P	EMIOS22	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AC16
		A1	ETPUB6	eTPU B channel	O					
		A2	—	—	—					
		G	GPIO201	GPIO	I/O					
202	EMIOS23_ETPUB7_ GPIO202	P	EMIOS23	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AD16
		A1	ETPUB7	eTPU B channel	O					
		A2	—	—	—					
		G	GPIO202	GPIO	I/O					
203	EMIOS24_PCSB0_ GPIO203	P	EMIOS24	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AF17
		A1	PCSB0	DSPI B peripheral chip select	I/O					
		A2	—	—	—					
		G	GPIO203	GPIO	I/O					
204	EMIOS25_PCSB1_ GPIO204	P	EMIOS25	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AE17
		A1	PCSB1	DSPI B peripheral chip select	O					
		A2	—	—	—					
		G	GPIO204	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
432	EMIOS26_PCSB2_ GPIO432	P	EMIOS26	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AD17
		A1	PCSB2	DSPI B peripheral chip select	O					
		A2	—	—	—					
		G	GPIO432	GPIO	I/O					
433	EMIOS27_PCSB3_ GPIO433	P	EMIOS27	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AC17
		A1	PCSB3	DSPI B peripheral chip select	O					
		A2	—	—	—					
		G	GPIO433	GPIO	I/O					
434	EMIOS28_PCSC0_ GPIO434	P	EMIOS28	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AF18
		A1	PCSC0	DSPI C peripheral chip select	I/O					
		A2	—	—	—					
		G	GPIO434	GPIO	I/O					
435	EMIOS29_PCSC1_ GPIO435	P	EMIOS29	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AE18
		A1	PCSC1	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO435	GPIO	I/O					
436	EMIOS30_PCSC2_ GPIO436	P	EMIOS30	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AD18
		A1	PCSC2	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO436	GPIO	I/O					
437	EMIOS31_PCSC5_ GPIO437	P	EMIOS31	eMIOS channel	I/O	MH	V _{DDEH4}	—/WKPCFG	—/WKPCFG	AC18
		A1	PCSC5	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO437	GPIO	I/O					
eQADC										

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
—	ANA0	P	ANA0 ¹⁰	eQADC A analog input	I	AE/up-down	V _{DDA_A1}	ANA0	ANA0	A4
—	ANA1	P	ANA1 ¹⁰	eQADC A analog input	I	AE/up-down	V _{DDA_A1}	ANA1	ANA1	B5
—	ANA2	P	ANA2 ¹⁰	eQADC A analog input	I	AE/up-down	V _{DDA_A1}	ANA2	ANA2	C5
—	ANA3	P	ANA3 ¹⁰	eQADC A analog input	I	AE/up-down	V _{DDA_A1}	ANA3	ANA3	D6
—	ANA4	P	ANA4 ¹⁰	eQADC A analog input	I	AE/up-down	V _{DDA_A1}	ANA4	ANA4	A5
—	ANA5	P	ANA5 ¹⁰	eQADC A analog input	I	AE/up-down	V _{DDA_A1}	ANA5	ANA5	B6
—	ANA6	P	ANA6 ¹⁰	eQADC A analog input	I	AE/up-down	V _{DDA_A1}	ANA6	ANA6	C6
—	ANA7	P	ANA7 ¹⁰	eQADC A analog input	I	AE/up-down	V _{DDA_A1}	ANA7	ANA7	D7
—	ANA8	P	ANA8	eQADC A analog input	I	AE	V _{DDA_A1}	ANA8	ANA8	A6
—	ANA9	P	ANA9	eQADC A analog input	I	AE	V _{DDA_A1}	ANA9	ANA9	C7
—	ANA10	P	ANA10	eQADC A analog input	I	AE	V _{DDA_A1}	ANA10	ANA10	B7
—	ANA11	P	ANA11	eQADC A analog input	I	AE	V _{DDA_A1}	ANA11	ANA11	A7
—	ANA12	P	ANA12	eQADC A analog input	I	AE	V _{DDA_A1}	ANA12	ANA12	D8
—	ANA13	P	ANA13	eQADC A analog input	I	AE	V _{DDA_A1}	ANA13	ANA13	C8
—	ANA14	P	ANA14	eQADC A analog input	I	AE	V _{DDA_A1}	ANA14	ANA14	B8
—	ANA15	P	ANA15	eQADC A analog input	I	AE	V _{DDA_A1}	ANA15	ANA15	A8
—	ANA16	P	ANA16	eQADC A analog input	I	AE	V _{DDA_A1}	ANA16	ANA16	D9
—	ANA17	P	ANA17	eQADC A analog input	I	AE	V _{DDA_A1}	ANA17	ANA17	C9
—	ANA18	P	ANA18	eQADC A analog input	I	AE	V _{DDA_A1}	ANA18	ANA18	D10
—	ANA19	P	ANA19	eQADC A analog input	I	AE	V _{DDA_A1}	ANA19	ANA19	C10

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR¹	Signal Name²	P/A/G³	Function⁴	Function Summary	Direction	Pad Type⁵	Voltage⁶	State during RESET⁷	State after RESET⁸	Package Location (416)
—	ANA20	P	ANA20	eQADC A analog input	I	AE	V _{DDA_A1}	ANA20	ANA20	D11
—	ANA21	P	ANA21	eQADC A analog input	I	AE	V _{DDA_A1}	ANA21	ANA21	C11
—	ANA22	P	ANA22	eQADC A analog input	I	AE	V _{DDA_A1}	ANA22	ANA22	D12
—	ANA23	P	ANA23	eQADC A analog input	I	AE	V _{DDA_A1}	ANA23	ANA23	C12
—	AN24	P	AN24	eQADC A and B shared analog input	I	AE	V _{DDA_A0}	AN24	AN24	B12
—	AN25	P	AN25	eQADC A and B shared analog input	I	AE	V _{DDA_A0}	AN25	AN25	D13
—	AN26	P	AN26	eQADC A and B shared analog input	I	AE	V _{DDA_A0}	AN26	AN26	C13
—	AN27	P	AN27	eQADC A and B shared analog input	I	AE	V _{DDA_A0}	AN27	AN27	B13
—	AN28	P	AN28	eQADC A and B shared analog input	I	AE	V _{DDA_A0}	AN28	AN28	A13
—	AN29	P	AN29	eQADC A and B shared analog input	I	AE	V _{DDA_A0}	AN29	AN29	B14
—	AN30	P	AN30	eQADC A and B shared analog input	I	AE	V _{DDA_B1}	AN30	AN30	C14
—	AN31	P	AN31	eQADC A and B shared analog input	I	AE	V _{DDA_B1}	AN31	AN31	D14
—	AN32	P	AN32	eQADC A and B shared analog input	I	AE	V _{DDA_B1}	AN32	AN32	A14
—	AN33	P	AN33	eQADC A and B shared analog input	I	AE	V _{DDA_B0}	AN33	AN33	B15
—	AN34	P	AN34	eQADC A and B shared analog input	I	AE	V _{DDA_B0}	AN34	AN34	C15
—	AN35	P	AN35	eQADC A and B shared analog input	I	AE	V _{DDA_B0}	AN35	AN35	D15
—	AN36	P	AN36	eQADC A and B shared analog input	I	AE	V _{DDA_B1}	AN36	AN36	A15
—	AN37	P	AN37	eQADC A and B shared analog input	I	AE	V _{DDA_B0}	AN37	AN37	C16
—	AN38	P	AN38	eQADC A and B shared analog input	I	AE	V _{DDA_B0}	AN38	AN38	C17
—	AN39	P	AN39	eQADC A and B shared analog input	I	AE	V _{DDA_B0}	AN39	AN39	D16
—	ANB0	P	ANB0	eQADC B analog input	I	AE/up-down	V _{DDA_B0}	ANB0	ANB0	C18
—	ANB1	P	ANB1	eQADC B analog input	I	AE/up-down	V _{DDA_B0}	ANB1	ANB1	D17
—	ANB2	P	ANB2	eQADC B analog input	I	AE/up-down	V _{DDA_B0}	ANB2	ANB2	D18

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
—	ANB3	P	ANB3	eQADC B analog input	I	AE/up-down	V _{DDA_B0}	ANB3	ANB3	D19
—	ANB4	P	ANB4	eQADC B analog input	I	AE/up-down	V _{DDA_B0}	ANB4	ANB4	C19
—	ANB5	P	ANB5	eQADC B analog input	I	AE/up-down	V _{DDA_B0}	ANB5	ANB5	C20
—	ANB6	P	ANB6	eQADC B analog input	I	AE/up-down	V _{DDA_B0}	ANB6	ANB6	B19
—	ANB7	P	ANB7	eQADC B analog input	I	AE/up-down	V _{DDA_B0}	ANB7	ANB7	A20
—	ANB8	P	ANB8	eQADC B analog input	I	AE	V _{DDA_B0}	ANB8	ANB8	B20
—	ANB9	P	ANB9	eQADC B analog input	I	AE	V _{DDA_B0}	ANB9	ANB9	D20
—	ANB10	P	ANB10	eQADC B analog input	I	AE	V _{DDA_B0}	ANB10	ANB10	B21
—	ANB11	P	ANB11	eQADC B analog input	I	AE	V _{DDA_B0}	ANB11	ANB11	A21
—	ANB12	P	ANB12	eQADC B analog input	I	AE	V _{DDA_B0}	ANB12	ANB12	C21
—	ANB13	P	ANB13	eQADC B analog input	I	AE	V _{DDA_B0}	ANB13	ANB13	D21
—	ANB14	P	ANB14	eQADC B analog input	I	AE	V _{DDA_B0}	ANB14	ANB14	A22
—	ANB15	P	ANB15	eQADC B analog input	I	AE	V _{DDA_B0}	ANB15	ANB15	B22
—	ANB16	P	ANB16	eQADC B analog input	I	AE	V _{DDA_B0}	ANB16	ANB16	C22
—	ANB17	P	ANB17	eQADC B analog input	I	AE	V _{DDA_B0}	ANB17	ANB17	A23
—	ANB18	P	ANB18	eQADC B analog input	I	AE	V _{DDA_B0}	ANB18	ANB18	B23
—	ANB19	P	ANB19	eQADC B analog input	I	AE	V _{DDA_B0}	ANB19	ANB19	C23
—	ANB20	P	ANB20	eQADC B analog input	I	AE	V _{DDA_B0}	ANB20	ANB20	D22
—	ANB21	P	ANB21	eQADC B analog input	I	AE	V _{DDA_B0}	ANB21	ANB21	A24
—	ANB22	P	ANB22	eQADC B analog input	I	AE	V _{DDA_B0}	ANB22	ANB22	B24
—	ANB23	P	ANB23	eQADC B analog input	I	AE	V _{DDA_B0}	ANB23	ANB23	A25
—	VRH_A	P	VRH_A	ADC A Voltage reference high	I	VDDINT	V _{RH_A}	VRH_A	VRH_A	A12

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
—	VRL_A	P	VRL_A	ADC A Voltage reference low	I	VSSINT	V _{RL_A}	VRL_A	VRL_A	A11
—	VRH_B	P	VRH_B	ADC B Voltage reference high	I	VDDINT	V _{RH_B}	VRH_B	VRH_B	A19
—	VRL_B	P	VRL_B	ADC B Voltage reference low	I	VSSINT	V _{RL_B}	VRL_B	VRL_B	A18
—	REFBYPCB	P	REFBYPCB	ADC B Reference bypass capacitor	I	AE	V _{DDA_B0}	REFBYPCB	REFBYPCB	B18
—	REFBYPCA	P	REFBYPCA	ADC A Reference bypass capacitor	I	AE	V _{DDA_A1}	REFBYPCA	REFBYPCA	B11
—	VDDA_A0	P	VDDA_A	Internal logic supply input	I	VDDE	V _{DDA_A0}	VDDA_A0	VDDA_A0	A9
—	VDDA_A1	P	VDDA_A	Internal logic supply input	I	VDDE	V _{DDA_A1}	VDDA_A1	VDDA_A1	B9
—	REFBYPCA1	P	REFBYPCA1	ADC A Reference bypass capacitor	I	AE	V _{DDA_A1}	REFBYPCA1	REFBYPCA1	A10
—	VSSA_A1	P	VSSA_A	Ground	I	VSSE	V _{SSA_A1}	VSSA_A1	VSSA_A1	B10
—	VDDA_B0	P	VDDA_B	Internal logic supply input	I	VDDE	V _{DDA_B0}	VDDA_B0	VDDA_B0	A16
—	VDDA_B1	P	VDDA_B	Internal logic supply input	I	VDDE	V _{DDA_B1}	VDDA_B1	VDDA_B1	B16
—	VSSA_B0	P	VSSA_B	Ground	I	VSSE	V _{SSA_B0}	VSSA_B0	VSSA_B0	B17
—	REFBYPCB1	P	REFBYPCB1	ADC B Reference bypass capacitor	I	AE	V _{DDA_B0}	REFBYPCB1	REFBYPCB1	A17
FlexRay										
248	FR_A_TX_ GPIO248	P	FR_A_TX	FlexRay A transfer	O	FS	V _{DDE2}	—/Up (—/ for Rev.1 of the device)	—/Up (—/ for Rev.1 of the device)	AD4
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO248	GPIO	I/O					
249	FR_A_RX_ GPIO249	P	FR_A_RX	FlexRay A receive	I	FS	V _{DDE2}	—/Up (—/ for Rev.1 of the device)	—/Up (—/ for Rev.1 of the device)	AE3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO249	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
250	FR_A_TX_EN_ GPIO250	P	FR_A_TX_EN	FlexRay A transfer enable	O	FS	V _{DDE2}	—/Up (—/— for Rev.1 of the device)	—/Up (—/— for Rev.1 of the device)	AF3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO250	GPIO	I/O					
251	FR_B_TX_ GPIO251	P	FR_B_TX	FlexRay B transfer	O	FS	V _{DDE2}	—/Up (—/— for Rev.1 of the device)	—/Up (—/— for Rev.1 of the device)	AD5
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO251	GPIO	I/O					
252	FR_B_RX_ GPIO252	P	FR_B_RX	FlexRay B receive	I	FS	V _{DDE2}	—/Up (—/— for Rev.1 of the device)	—/Up (—/— for Rev.1 of the device)	AE4
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO252	GPIO	I/O					
253	FR_B_TX_EN_ GPIO253	P	FR_B_TX_EN	FlexRay B transfer enable	O	FS	V _{DDE2}	—/Up (—/— for Rev.1 of the device)	—/Up (—/— for Rev.1 of the device)	AF4
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO253	GPIO	I/O					
FlexCAN										
83	CNTXA_TXDA_ GPIO83	P	CNTXA	FlexCAN A transmit	O	MH	V _{DDEH4}	—/Up	—/Up	AF19
		A1	TXDA	eSCI A transmit	O					
		A2	—	—	—					
		G	GPIO83	GPIO	I/O					
84	CNRXA_RXDA_ GPIO84	P	CNRXA	FlexCAN A receive	I	MH	V _{DDEH4}	—/Up	—/Up	AE19
		A1	RXDA	eSCI A receive	I					
		A2	—	—	—					
		G	GPIO84	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
85	CNTXB_PCSC3_ GPIO85	P	CNTXB	FlexCAN B transmit	O	MH	V _{DDEH4}	—/Up	—/Up	AD19
		A1	PCSC3	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO85	GPIO	I/O					
86	CNRXB_PCSC4_ GPIO86	P	CNRXB	FlexCAN B receive	I	MH	V _{DDEH4}	—/Up	—/Up	AC19
		A1	PCSC4	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO86	GPIO	I/O					
87	CNTXC_PCSD3_ GPIO87	P	CNTXC	FlexCAN C transmit	O	MH	V _{DDEH4}	—/Up	—/Up	AF20
		A1	PCSD3	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO87	GPIO	I/O					
88	CNRXC_PCSD4_ GPIO88	P	CNRXC	FlexCAN C receive	I	MH	V _{DDEH4}	—/Up	—/Up	AE20
		A1	PCSD4	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO88	GPIO	I/O					
246	CNTXD_ GPIO246	P	CNTXD	FlexCAN D transmit	O	MH	V _{DDEH4}	—/Up	—/Up	AD20
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO246	GPIO	I/O					
247	CNRXD_ GPIO247	P	CNRXD	FlexCAN D receive	I	MH	V _{DDEH4}	—/Up	—/Up	AC20
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO247	GPIO	I/O					
eSCI										

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
89	TXDA_ GPIO89	P	TXDA	eSCI A transmit	O	MH	V _{DDEH1}	—/Up	—/Up	M2
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO89	GPIO	I/O					
90	RXDA_ GPIO90	P	RXDA	eSCI A receive	I	MH	V _{DDEH1}	—/Up	—/Up	M3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO90	GPIO	I					
91	TXDB_PCSD1_ GPIO91	P	TXDB	eSCI B transmit	O	MH	V _{DDEH1}	—/Up	—/Up	P1
		A1	PCSD1	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO91	GPIO	I/O					
92	RXDB_PCSD5_ GPIO92	P	RXDB	eSCI B receive	I	MH	V _{DDEH1}	—/Up	—/Up	N1
		A1	PCSD5	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO92	GPIO	I/O					
244	TXDC_ETRIG0_ GPIO244	P	TXDC	eSCI C transmit	O	MH	V _{DDEH4}	—/Up	—/Up	AF23
		A1	ETRIG0	eQADC trigger input	I					
		A2	—	—	—					
		G	GPIO244	GPIO	I/O					
245	RXDC_ GPIO245	P	RXDC	eSCI C receive	I	MH	V _{DDEH5}	—/Up	—/Up	AD22
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO245	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
DSPI										
93	SCKA_PCSC1_ GPIO93	P	SCKA	DSPI A clock	I/O	MH	V _{DDEH3}	—/Up	—/Up	AD8
		A1	PCSC1	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO93	GPIO	I/O					
94	SINA_PCSC2_ GPIO94	P	SINA	DSPI A data input	I	MH	V _{DDEH3}	—/Up	—/Up	AF7
		A1	PCSC2	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO94	GPIO	I/O					
95	SOUTA_PCSC5_ GPIO95	P	SOUTA	DSPI A data output	O	MH	V _{DDEH3}	—/Up	—/Up	AD7
		A1	PCSC5	DSPI C peripheral chip select	O					
		A2	—	—	—					
		G	GPIO95	GPIO	I/O					
96	PCSA0_PCSD2_ GPIO96	P	PCSA0	DSPI A peripheral chip select	I/O	MH	V _{DDEH3}	—/Up	—/Up	AE6
		A1	PCSD2	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO96	GPIO	I/O					
97	PCSA1_ GPIO97	P	PCSA1	DSPI A peripheral chip select	O	MH	V _{DDEH3}	—/Up	—/Up	AC6
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO97	GPIO	I/O					
98	PCSA2_ GPIO98	P	PCSA2	DSPI A peripheral chip select	O	MH	V _{DDEH3}	—/Up	—/Up	AC7
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO98	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
99	PCSA3_ GPIO99	P	PCSA3	DSPI A peripheral chip select	O	MH	V _{DDEH3}	—/Up	—/Up	AE7
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO99	GPIO	I/O					
100	PCSA4_ GPIO100	P	PCSA4	DSPI A peripheral chip select	O	MH	V _{DDEH3}	—/Up	—/Up	AE5
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO100	GPIO	I/O					
101	PCSA5_ETRIG1_ GPIO101	P	PCSA5	DSPI A peripheral chip select	O	MH	V _{DDEH3}	—/Up	—/Up	AD6
		A1	ETRIG1	eQADC trigger input	I					
		A2	—	—	—					
		G	GPIO101	GPIO	I/O					
102	SCKB_ GPIO102	P	SCKB	DSPI B clock	I/O	MH	V _{DDEH3}	—/Up	—/Up	AE8
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO102	GPIO	I/O					
103	SINB_ GPIO103	P	SINB	DSPI B data input	I	MH	V _{DDEH3}	—/Up	—/Up	AE9
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO103	GPIO	I/O					
104	SOUTB_ GPIO104	P	SOUTB	DSPI B data output	O	MH	V _{DDEH3}	—/Up	—/Up	AF9
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO104	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
105	PCSB0_PCSD2_ GPIO105	P	PCSB0	DSPI B peripheral chip select	I/O	MH	V _{DDEH3}	—/Up	—/Up	AD9
		A1	PCSD2	DSPI D peripheral chip select	O					
		A2	—	—	—					
		G	GPIO105	GPIO	I/O					
106	PCSB1_PCSD0_ GPIO106	P	PCSB1	DSPI B peripheral chip select	O	MH	V _{DDEH3}	—/Up	—/Up	AC9
		A1	PCSD0	DSPI D peripheral chip select	I/O					
		A2	—	—	—					
		G	GPIO106	GPIO	I/O					
107	PCSB2_SOUTC_ GPIO107	P	PCSB2	DSPI B peripheral chip select	O	MH	V _{DDEH3}	—/Up	—/Up	AF8
		A1	SOUTC	DSPI C data output	O					
		A2	—	—	—					
		G	GPIO107	GPIO	I/O					
108	PCSB3_SINC_ GPIO108	P	PCSB3	DSPI B peripheral chip select	O	MH	V _{DDEH3}	—/Up	—/Up	AD10
		A1	SINC	DSPI C data input	I					
		A2	—	—	—					
		G	GPIO108	GPIO	I/O					
109	PCSB4_SCKC_ GPIO109	P	PCSB4	DSPI B peripheral chip select	O	MH	V _{DDEH3}	—/Up	—/Up	AC8
		A1	SCKC	DSPI C clock	I/O					
		A2	—	—	—					
		G	GPIO109	GPIO	I/O					
110	PCSB5_PCSC0_ GPIO110	P	PCSB5	DSPI B peripheral chip select	O	MH	V _{DDEH3}	—/Up	—/Up	AF6
		A1	PCSC0	DSPI C peripheral chip select	I/O					
		A2	—	—	—					
		G	GPIO110	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
235	SCKC_SCK_C_LVDSP_ GPIO235	P	SCKC	DSPI C clock	I/O	MH+ LVDS	V _{DDEH4}	—/Up	—/Up	AD21
		A1	SCK_C_LVDSP	LVDS+ downstream signal positive output clock	O					
		A2	—	—	—					
		G	GPIO235	GPIO	I/O					
236	SINC_SCK_C_LVDSM_ GPIO236	P	SINC	DSPI C data input	I	MH+ LVDS	V _{DDEH4}	—/Up	—/Up	AE22
		A1	SCK_C_LVDSM	LVDS– downstream signal negative output clock	O					
		A2	—	—	—					
		G	GPIO236	GPIO	I/O					
237	SOUTC_SOUT_C_LVDSP_ GPIO237	P	SOUTC	DSPI C data output	O	MH+ LVDS	V _{DDEH4}	—/Up	—/Up	AF21
		A1	SOUT_C_LVDSP	LVDS+ downstream signal positive output data	O					
		A2	—	—	—					
		G	GPIO237	GPIO	I/O					
238	PCSC0_SOUT_C_LVDSM_ GPIO238	P	PCSC0	DSPI C peripheral chip select	I/O	MH+ LVDS	V _{DDEH4}	—/Up	—/Up	AE21
		A1	SOUT_C_LVDSM	LVDS– downstream signal negative output data	O					
		A2	—	—	—					
		G	GPIO238	GPIO	I/O					
239	PCSC1_ GPIO239	P	PCSC1	DSPI C peripheral chip select	O	MH	V _{DDEH4}	—/Up	—/Up	AC22
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO239	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
240	PCSC2_GPIO240	P	PCSC2	DSPI C peripheral chip select	O	MH	V _{DDEH5}	—/Up	—/Up	AE23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO240	GPIO	I/O					
241	PCSC3_GPIO241	P	PCSC3	DSPI C peripheral chip select	O	MH	V _{DDEH5}	—/Up	—/Up	AD23
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO241	GPIO	I/O					
242	PCSC4_GPIO242	P	PCSC4	DSPI C peripheral chip select	O	MH	V _{DDEH5}	—/Up	—/Up	AF24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO242	GPIO	I/O					
243	PCSC5_GPIO243	P	PCSC5	DSPI C peripheral chip select	O	MH	V _{DDEH5}	—/Up	—/Up	AE24
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO243	GPIO	I/O					
Reset and Clocks										
—	RESET	P	RESET	External reset input	I	MH	V _{DDEH1}	RESET/Up	RESET/Up	R2
230	RSTOUT	P	RSTOUT	External reset output	O	MH	V _{DDEH1}	RSTOUT/Low	RSTOUT/High	A3
212	BOOTCFG1_IRQ3_GPIO212	P	BOOTCFG1	Boot configuration	I	MH	V _{DDEH1}	BOOTCFG/Down	Input/Down	N2
		A1	IRQ3	External interrupt request	I					
		A2	—	—	—					
		G	GPIO212	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
213	WKPCFG_NMI_ GPIO213	P	WKPCFG	Weak pull configuration input	I	MH	V _{DDEH1}	WKPCFG/Up	Input/Up	N3
		A1	NMI	Critical interrupt to core ¹¹	I					
		A2	—	—	—					
		G	GPIO213	GPIO	I					
208	PLLCFG0_IRQ4_ GPIO208	P	PLLCFG0	FMPLL mode configuration input	I	MH	V _{DDEH1}	PLLCFG/Up	Input/Up	R3
		A1	IRQ4	External interrupt request	I					
		A2	—	—	—					
		G	GPIO208	GPIO	I/O					
209	PLLCFG1_IRQ5_ GPIO209	P	PLLCFG1	FMPLL mode configuration input	I	MH	V _{DDEH1}	PLLCFG/Up	Input/Up (for Rev2 of the device: —/Up)	P2
		A1	IRQ5	External interrupt request	I					
		A2	SOUTD	DSPI D data output	O					
		G	GPIO209	GPIO	I/O					
—	PLLCFG2	P	PLLCFG2	FMPLL mode configuration input	I	MH	V _{DDEH1}	PLLCFG/ Down	PLLCFG/ Down	P3
—	XTAL	P	XTAL	Crystal oscillator output	O	AE	V _{DD33}	XTAL	XTAL	AC26
—	EXTAL	P	EXTAL	Crystal oscillator input	I	AE	V _{DD33}	EXTAL	EXTAL	AB26
214	ENGCLK	P	ENGCLK	EBI engineering clock output Note: EXTCLK (External clock input) selected through SIU register)	O	F	V _{DDE2}	ENGCLK/ Enabled	ENGCLK/ Enabled	AD1
JTAG and Nexus (see footnote¹² about resets)										
—	$\overline{\text{EVTI}}$	₋₁₃	EVTI	Nexus event in	I	F	V _{DDE2}	—/Up	EVTI/Up	T4
227	$\overline{\text{EVTO}}$ (the BAM uses this pin to select if auto baud rate is on or off)	₋₁₃	EVTO	Nexus event out	O	F	V _{DDE2}	ABS/Up	EVTO/Hi	U1
219	MCKO	₋₁₃	MCKO	Nexus message clock out	O	F	V _{DDE2}	O/Low	Disabled ¹⁴	T2

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
220	MDO0_GPIO220 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO0 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	MDO0/Low	U3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO220	GPIO	I/O					
221	MDO1_GPIO221 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO1 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	U4
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO221	GPIO	I/O					
222	MDO2_GPIO222 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO2 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	V1
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO222	GPIO	I/O					
223	MDO3_GPIO223 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO3 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	V2
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO223	GPIO	I/O					
75	MDO4_GPIO75 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO4 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	V3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO75	GPIO	I/O					
76	MDO5_GPIO76 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO5 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	V4
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO76	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
77	MDO6_GPIO77 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO6 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	W1
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO77	GPIO	I/O					
78	MDO7_GPIO78 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO7 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	W2
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO78	GPIO	I/O					
79	MDO8_GPIO79 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO8 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	W3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO79	GPIO	I/O					
80	MDO9_GPIO80 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO9 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	Y1
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO80	GPIO	I/O					
81	MDO10_GPIO81 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO10 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	Y2
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO81	GPIO	I/O					
82	MDO11_GPIO82 (GPIO function on this pin is only available on Rev.2 of the device)	_13	MDO11 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	Y3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO82	GPIO	I/O					

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
231	MDO12_GPIO231	_13	MDO12 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	AA1
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO231	GPIO	I/O					
232	MDO13_GPIO232	_13	MDO13 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	AA2
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO232	GPIO	I/O					
233	MDO14_GPIO233	_13	MDO14 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	AA3
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO233	GPIO	I/O					
234	MDO15_GPIO234	_13	MDO15 ¹⁵	Nexus message data out	O	F	V _{DDE2}	O/Low	—/Down	Y4
		A1	—	—	—					
		A2	—	—	—					
		G	GPIO234	GPIO	I/O					
224	$\overline{\text{MSEO0}}$	_13	MSEO0 ¹⁵	Nexus message start/end out	O	F	V _{DDE2}	O/Low	MSEO/HI	U2
225	$\overline{\text{MSEO1}}$	_13	MSEO1 ¹⁵	Nexus message start/end out	O	F	V _{DDE2}	O/Low	MSEO/HI	T3
226	RDY	_13	RDY	Nexus ready output	O	F	V _{DDE2}	O/Low	RDY/HI	R4
—	TCK	_13	TCK	JTAG test clock input	I	F	V _{DDE2}	TCK/Down	TCK/Down	AB2
—	TDI	_13	TDI	JTAG test data input	I	F	V _{DDE2}	TDI/Up	TDI/Up	AC2
228	TDO	_13	TDO	JTAG test data output	O	F	V _{DDE2}	TDO/Up	TDO/Up	AB1
—	TMS	_13	TMS	JTAG test mode select input	I	F	V _{DDE2}	TMS/Up	TMS/Up	AB3
—	JCOMP	_13	JCOMP	JTAG TAP controller enable	I	F	V _{DDE2}	JCOMP/Down	JCOMP/Down	R1

Table 2. Signal Properties and Muxing Summary (continued)

GPIO/PCR ¹	Signal Name ²	P/A/G ³	Function ⁴	Function Summary	Direction	Pad Type ⁵	Voltage ⁶	State during RESET ⁷	State after RESET ⁸	Package Location (416)
—	TEST	—	TEST	Test mode select (not for customer use)	I	F	V _{DDEH1}	TEST/Down	TEST/Down	B4
—	VDDSYN	—	VDDSYN	Clock synthesizer power input	I	VDDE	V _{DDSYN}	VDDSYN	VDDSYN	AD26
—	VSSSYN	—	VSSSYN	Clock synthesizer ground input	I	VSSE	V _{DDSYN}	VSSSYN	VSSSYN	AA26
—	VSTBY	—	VSTBY	SRAM standby power input	I	VHV	V _{DDEH1}	VSTBY	VSTBY	M4
—	REGSEL	—	REGSEL	Selects regulator mode (Linear/Switch mode)	I	AE	V _{DDREG}	REGSEL	REGSEL	W23
—	REGCTL	—	REGCTL	Regulator controller output to base/gate of power transistor	O	AE	V _{DDREG}	REGCTL	REGCTL	Y26
—	VSSFL	—	VSSFL	Tie to V _{SS}	I	VSS	V _{DDREG}	VSSFL	VSSFL	AB25
—	VDDREG	—	VDDREG	Source voltage for on-chip regulators and Low voltage detect circuits	I	VDDINT	V _{DDREG}	VDDREG	VDDREG	AA25

¹ The GPIO number is the same as the corresponding pad configuration register (SIU_PCRn) number in pins that have GPIO functionality. For pins that do not have GPIO functionality, this number is the PCR number.

² The primary signal name is used as the pin label on the BGA map for identification purposes. However, the primary signal function is not available on all devices and is indicated by a dash in the following table columns: Signal Functions, P/F/G, and I/O Type.

³ P/A/G stands for Primary/Alternate/GPIO. This column indicates which function on a pin is Primary, Alternate 1, Alternate 2, (Alternate *n*) and GPIO.

⁴ Each line in the Function column corresponds to a separate signal function on the pin. For all device I/O pins, the primary, alternate, or GPIO signal functions are designated in the PA field of the SIU_PCRn registers except where explicitly noted.

⁵ MH = High voltage, medium speed

F = Fast speed

FS = Fast speed with slew

AE = Analog with ESD protection circuitry (up/down = pull up and pull down circuits included in the pad)

VHV = Very high voltage

⁶ VDDE (fast I/O) and VDDEH (slow I/O) power supply inputs are grouped into segments. Each segment of VDDEH pins can connect to a separate 3.3–5.0 V (+5%/–10%) power supply input. Each segment of VDDE pins can connect to a separate 1.8–3.3 V (±10%) power supply.

⁷ The Status During Reset pin is sampled after the internal POR is negated. Prior to exiting POR, the signal has a high impedance. The terminology used in this column is: O – output, I – input, Up – weak pull up enabled, Down – weak pulldown enabled, Low – output driven low, High – output driven high, ABS — Auto Baud Select (during Reset or until JCOMP assertion). A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin. The signal name to the left or right of the slash indicates the pin is enabled.

⁸ The Function After Reset of a GPI function is general purpose input. A dash on the left side of the slash denotes that both the input and output buffers for the pin are off. A dash on the right side of the slash denotes that there is no weak pull up/down enabled on the pin.

- ⁹ This signal name includes eTPU_C functionality that this device does not have. This is for forward compatibility with devices that have an eTPU_C.
- ¹⁰ During and just after POR negates, internal pull resistors can be enabled, resulting in as much as 4 mA of current draw. The pull resistors are disabled when the system clock propagates through the device.
- ¹¹ NMI does not have a PCR PA configuration; it is enabled when NMI is enabled through the SIU_IREER and SIU_IFEER registers.
- ¹² Nexus reset is different than system reset; MDO 1-11 are enabled when trace (RPM or FPM) is enabled, and MDO 12-15 when FPM trace is enabled. MSEO and MCKO are also dependent on trace (RPM or FPM) being enabled.
- ¹³ The Nexus pins don't have a "primary" function as they are not configured by the SIU. The pins are selected by asserting JCOMP and configuring the NPC. SIU values have no effect on the function of these pins once enabled.
- ¹⁴ MCKO is disabled from reset; it can be enabled from the tool (controlled by Nexus NPC_PCR register).
- ¹⁵ Do not connect pin directly to a power supply or ground.

5 Electrical characteristics

This section contains detailed information on power considerations, DC/AC electrical characteristics, and AC timing specifications for the PXR40.

The electrical specifications are preliminary and are from previous designs, design simulations, or initial evaluation. These specifications may not be fully tested or guaranteed at this stage of the product life cycle, however for production silicon these specifications will be met. Finalized specifications will be published after complete characterization and device qualifications have been completed.

5.1 Maximum ratings

Table 3. Absolute maximum ratings¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	1.2 V Core Supply Voltage	V_{DD}	-0.3	2.0 ²	V
2	SRAM Standby Voltage	V_{STBY}	-0.3	6.4 ^{3,4}	V
3	Clock Synthesizer Voltage	V_{DDSYN}	-0.3	5.3 ^{4,5}	V
4	I/O Supply Voltage (I/O buffers and predrivers)	V_{DD33}	-0.3	5.3 ^{4,5}	V
5	Analog Supply Voltage (reference to V_{SSA} ⁶)	V_{DDA} ⁷	-0.3	6.4 ^{3,4}	V
6	I/O Supply Voltage (fast I/O pads)	V_{DDE}	-0.3	5.3 ^{4,5}	V
7	I/O Supply Voltage (medium I/O pads)	V_{DDEH}	-0.3	6.4 ^{3,4}	V
8	Voltage Regulator Input Supply Voltage	V_{DDREG}	-0.3	6.4 ^{3,4}	V
9	Analog Reference High Voltage (reference to V_{RL} ⁸)	V_{RH} ⁹	-0.3	6.4 ^{3,4}	V
10	V_{SS} to V_{SSA} ⁸ Differential Voltage	$V_{SS} - V_{SSA}$	-0.1	0.1	V
11	V_{REF} Differential Voltage	$V_{RH} - V_{RL}$	-0.3	6.4 ^{3,4}	V
12	V_{RL} to V_{SSA} Differential Voltage	$V_{RL} - V_{SSA}$	-0.3	0.3	V
13	V_{DD33} to V_{DDSYN} Differential Voltage	$V_{DD33} - V_{DDSYN}$	-0.1	0.1	V
14	V_{SSSYN} to V_{SS} Differential Voltage	$V_{SSSYN} - V_{SS}$	-0.1	0.1	V
15	Maximum Digital Input Current ¹⁰ (per pin, applies to all digital pins)	I_{MAXD}	-3 ¹¹	3 ¹¹	mA
16	Maximum Analog Input Current ¹² (per pin, applies to all analog pins)	I_{MAXA}	-3 ⁷	3 ^{7,11}	mA
17	Maximum Operating Temperature Range ¹³ – Die Junction Temperature	T_J	-40.0	150.0	°C
18	Storage Temperature Range	T_{stg}	-55.0	150.0	°C
19	Maximum Solder Temperature ¹⁴ Pb-free package SnPb package	T_{sdr}	— —	260.0 245.0	°C
20	Moisture Sensitivity Level ¹⁵	MSL	—	3	—

- ¹ Functional operating conditions are given in the DC electrical specifications. Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the listed maxima may affect device reliability or cause permanent damage to the device.
- ² 2.0 V for 10 hours cumulative time, 1.32 V +10% for time remaining.
- ³ 6.4 V for 10 hours cumulative time, 5.25 V +10% for time remaining.
- ⁴ Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.
- ⁵ 5.3 V for 10 hours cumulative time, 3.60 V +10% for time remaining.
- ⁶ PXR40 has two analog power supply pins on the pinout: VDDA_A and VDDA_B.
- ⁷ PXR40 has two analog ground supply pins on the pinout: VSSA_A and VSSA_B.
- ⁸ PXR40 has two analog low reference voltage pins on the pinout: VRL_A and VRL_B.
- ⁹ PXR40 has two analog high reference voltage pins on the pinout: VRH_A and VRH_B.
- ¹⁰ Total injection current for all pins must not exceed 25 mA at maximum operating voltage.
- ¹¹ Injection current of ± 5 mA allowed for limited duration for analog (ADC) pads and digital 5 V pads. The maximum accumulated time at this current shall be 60 hours. This includes an assumption of a 5.25 V maximum analog or V_{DDEH} supply when under this stress condition.
- ¹² Total injection current for all analog input pins must not exceed 15 mA.
- ¹³ Lifetime operation at these specification limits is not guaranteed.
- ¹⁴ Solder profile per CDF-AEC-Q100.
- ¹⁵ Moisture sensitivity per JEDEC test method A112.

5.2 Thermal characteristics

Table 4. Thermal characteristics, 416-pin TEPBGA package¹

Characteristic	Symbol	Value	Unit
Junction to Ambient ^{2,3} Natural Convection (Single layer board)	$R_{\theta JA}$	24	°C/W
Junction to Ambient ^{2,4} Natural Convection (Four layer board 2s2p)	$R_{\theta JA}$	18	°C/W
Junction to Ambient (@200 ft./min., Single layer board)	$R_{\theta JMA}$	19	°C/W
Junction to Ambient (@200 ft./min., Four layer board 2s2p)	$R_{\theta JMA}$	14	°C/W
Junction to Board ⁵	$R_{\theta JB}$	9	°C/W
Junction to Case ⁶	$R_{\theta JC}$	6	°C/W
Junction to Package Top ⁷ Natural Convection	Ψ_{JT}	2	°C/W

- ¹ Thermal characteristics are targets based on simulation that are subject to change per device characterization. This data is PRELIMINARY based on similar package used on other devices.
- ² Junction temperature is a function of on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
- ³ Per JEDEC JESD51-2 with the single layer board horizontal. Board meets JESD51-9 specification.
- ⁴ Per JEDEC JESD51-6 with the board horizontal.
- ⁵ Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
- ⁶ Indicates the average thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1) with the cold plate temperature used for the case temperature.
- ⁷ Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2.

5.2.1 General notes for specifications at maximum junction temperature

An estimation of the chip junction temperature, T_J , can be obtained from the equation:

$$T_J = T_A + (R_{\theta JA} * P_D) \quad \text{Eqn. 1}$$

where:

T_A = ambient temperature for the package ($^{\circ}\text{C}$)

$R_{\theta JA}$ = junction to ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)

P_D = power dissipation in the package (W)

The junction to ambient thermal resistance is an industry standard value that provides a quick and easy estimation of thermal performance. Unfortunately, there are two values in common usage: the value determined on a single layer board and the value obtained on a board with two planes. For packages such as the TEPBGA, these values can be different by a factor of two. Which value is closer to the application depends on the power dissipated by other components on the board. The value obtained on a single layer board is appropriate for the tightly packed printed circuit board. The value obtained on the board with the internal planes is usually appropriate if the board has low power dissipation and the components are well separated.

When a heat sink is used, the thermal resistance is expressed as the sum of a junction to case thermal resistance and a case to ambient thermal resistance:

$$R_{\theta JA} = R_{\theta JC} + R_{\theta CA} \quad \text{Eqn. 2}$$

where:

$R_{\theta JA}$ = junction to ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)

$R_{\theta JC}$ = junction to case thermal resistance ($^{\circ}\text{C}/\text{W}$)

$R_{\theta CA}$ = case to ambient thermal resistance ($^{\circ}\text{C}/\text{W}$)

$R_{\theta JC}$ is device related and cannot be influenced by the user. The user controls the thermal environment to change the case to ambient thermal resistance, $R_{\theta CA}$. For instance, the user can change the size of the heat sink, the air flow around the device, the interface material, the mounting arrangement on printed circuit board, or change the thermal dissipation on the printed circuit board surrounding the device.

To determine the junction temperature of the device in the application when heat sinks are not used, the Thermal Characterization Parameter (Ψ_{JT}) can be used to determine the junction temperature with a measurement of the temperature at the top center of the package case using the following equation:

$$T_J = T_T + (\Psi_{JT} * P_D) \quad \text{Eqn. 3}$$

where:

T_T = thermocouple temperature on top of the package ($^{\circ}\text{C}$)

Ψ_{JT} = thermal characterization parameter ($^{\circ}\text{C}/\text{W}$)

P_D = power dissipation in the package (W)

The thermal characterization parameter is measured per JESD51-2 specification using a 40 gauge type T thermocouple epoxied to the top center of the package case. The thermocouple should be positioned so that the thermocouple junction rests on the package. A small amount of epoxy is placed over the thermocouple junction and over about 1 mm. of wire extending from the junction. The thermocouple wire is placed flat against the package case to avoid measurement errors caused by cooling effects of the thermocouple wire.

References:

Semiconductor Equipment and Materials International
3081 Zanker Road

San Jose, CA 95134
(408) 943-6900

MIL-SPEC and EIA/JESD (JEDEC) specifications are available from Global Engineering Documents at 800-854-7179 or 303-397-7956.

JEDEC specifications are available on the WEB at <http://www.jedec.org>.

- C.E. Triplett and B. Joiner, “An Experimental Characterization of a 272 PBGA Within an Automotive Engine Controller Module,” Proceedings of SemiTherm, San Diego, 1998, pp. 47-54.
- G. Kromann, S. Shidore, and S. Addison, “Thermal Modeling of a PBGA for Air-Cooled Applications,” Electronic Packaging and Production, pp. 53-58, March 1998.
- B. Joiner and V. Adams, “Measurement and Simulation of Junction to Board Thermal Resistance and Its Application in Thermal Modeling,” Proceedings of SemiTherm, San Diego, 1999, pp. 212-220.

5.3 EMI (Electromagnetic Interference) characteristics

To find application notes that provide guidance on designing your system to minimize interference from radiated emissions, go to www.freescale.com and perform a keyword search for “radiated emissions.” The following tables list the values of the device's radiated emissions operating behaviors.

Table 5. EMC radiated emissions operating behaviors: 416 BGA

Symbol	Description	Conditions	f_{osc} f_{sys}	Frequency band (MHz)	Level (max.)	Unit	Notes
V_{RE_TEM}	Radiated emissions, electric field and magnetic field	$V_{DD} = 1.2\text{ V}$ $V_{DDE} = 3.3\text{ V}$ $V_{DDEH} = 5\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$ 416 BGA EBI off CLK on FM off	40 MHz crystal 264 MHz ($f_{EBI_CAL} = 66\text{ MHz}$)	0.15–50	26	dB μ V	1
				50–150	30		
				150–500	34		
				500–1000	30		
				IEC and SAE level	I^2	—	1, 3
V_{RE_TEM}	Radiated emissions, electric field and magnetic field	$V_{DD} = 1.2\text{ V}$ $V_{DDE} = 3.3\text{ V}$ $V_{DDEH} = 5\text{ V}$ $T_A = 25\text{ }^\circ\text{C}$ 416 BGA EBI off CLK off FM on ⁴	40 MHz crystal 264 MHz ($f_{EBI_CAL} = 66\text{ MHz}$)	0.15–50	24	dB μ V	1
				50–150	25		
				150–500	25		
				500–1000	21		
				IEC and SAE level	K^5	—	1, 3

¹ Determined according to IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

² $I = 36\text{ dB}\mu\text{V}$

³ Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions—TEM Cell and Wideband TEM Cell Method, and Appendix D of SAE Standard J1752-3, Measurement of Radiated Emissions from Integrated Circuits—TEM/Wideband TEM (GTEM) Cell Method.

⁴ “FM on” = FM depth of $\pm 2\%$

⁵ $K = 30\text{ dB}\mu\text{V}$

5.4 ESD characteristics

Table 6. ESD ratings^{1,2}

Spec	Characteristic	Symbol	Value	Unit
1	ESD for Human Body Model (HBM)	V_{HBM}	2000	V
2	ESD for Charged Device Model (CDM)	V_{CDM}	750 (corners) 500 (other)	V

¹ All ESD testing is in conformity with CDF-AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits.

² A device will be defined as a failure if after exposure to ESD pulses the device no longer meets the device specification requirements. Complete DC parametric and functional testing shall be performed per applicable device specification at room temperature followed by hot temperature, unless specified otherwise in the device specification.

5.5 PMC/POR/LVI electrical specifications

Note: For ADC internal resource measurements, see [Table 18](#) in [Section 5.9.1 ADC internal resource measurements](#).

Table 7. PMC operating conditions

Name	Parameter	Condition	Min	Typ	Max	Unit	Note
V_{DDREG}	Supply voltage VDDREG 5V nominal	LDO5V / SMPS5V mode	4.5	5	5.5	V	¹
V_{DDREG}	Supply voltage VDDREG 3V nominal	LDO3V mode	3.0	3.3	3.6	V	¹
V_{DD33}	Supply voltage VDDSYN / V_{DD33} 3.3V nominal	LDO3V mode	3.0	3.3	3.6	V	²
V_{DD}	Supply voltage VDD 1.2V nominal	—	1.14	1.2	1.32	V	³

¹ Voltage should be higher than maximum V_{LVDREG} to avoid LVD event

² Applies to both V_{DD33} (flash supply) and VDDSYN (PLL supply) pads. Voltage should be higher than maximum V_{LVD33} to avoid LVD event

³ Voltage should be higher than maximum V_{LVD12} to avoid LVD event

NOTE

In the following table, “untrimmed” means “at reset” and “trimmed” means “after reset”.

Table 8. PMC electrical specifications

ID	Name	Parameter	Min	Typ	Max	Unit
1	V_{BG}	Nominal bandgap reference voltage	0.608	0.620	0.632	V
1a	—	Untrimmed bandgap reference voltage	$V_{\text{BG}} - 5\%$	V_{BG}	$V_{\text{BG}} + 5\%$	V
2	V_{DD12OUT}	Nominal VRC regulated 1.2V output VDD	—	1.2	—	V

Table 8. PMC electrical specifications (continued)

ID	Name	Parameter	Min	Typ	Max	Unit
2a	—	Untrimmed VRC 1.2V output variation before band gap trim (unloaded) Note: Voltage should be higher than maximum V_{LVD12} to avoid LVD event	$V_{DD12OUT} - 8\%$	$V_{DD12OUT}$	$V_{DD12OUT} + 17\%$	V
2b	—	Trimmed VRC 1.2V output variation after band gap trim (REGCTL load max. 20mA, VDD load max. 1A) ¹	$V_{DD12OUT} - 5\%$	$V_{DD12OUT}$	$V_{DD12OUT} + 10\%$	V
2c	$V_{STEPV12}$	Trimming step $V_{DD12OUT}$	—	10	—	mV
3	V_{PORC}	POR rising VDD 1.2V	—	0.7	—	V
3a	—	POR VDD 1.2V variation	$V_{PORC} - 30\%$	V_{PORC}	$V_{PORC} + 30\%$	
3b	—	POR 1.2V hysteresis	—	75	—	mV
4	V_{LVD12}	Nominal rising LVD 1.2V Note: $\sim V_{DD12OUT} \times 0.87$	—	1.100	—	V
4a	—	Untrimmed LVD 1.2V variation before band gap trim Note: Rising VDD	$V_{LVD12} - 6\%$	V_{LVD12}	$V_{LVD12} + 6\%$	V
4b	—	Trimmed LVD 1.2V variation after band gap trim Rising VDD	$V_{LVD12} - 3\%$	V_{LVD12}	$V_{LVD12} + 3\%$	V
4c	—	LVD 1.2V Hysteresis	15	20	25	mV
4d	$V_{LVDSTEP12}$	Trimming step LVD 1.2V	—	10	—	mV
5	I_{REGCTL}	VRC DC current output on REGCTL	—	—	20	mA
6	—	Voltage regulator 1.2V current consumption VDDREG	—	3	—	mA
7	$V_{DD33OUT}$	Nominal V_{REG} 3.3V output	—	3.3	—	V
7a	—	Untrimmed V_{REG} 3.3V output variation before band gap trim (unloaded) Note: Rising VDDSYN	$V_{DD33OUT} - 6\%$	$V_{DD33OUT}$	$V_{DD33OUT} + 10\%$	V
7b	—	Trimmed V_{REG} 3.3V output variation after band gap trim (max. load 80mA)	$V_{DD33OUT} - 5\%$	$V_{DD33OUT}$	$V_{DD33OUT} + 10\%$	V
7c	$V_{STEPV33}$	Trimming step VDDSYN	—	30	—	mV
8	V_{LVD33}	Nominal rising LVD 3.3V Note: $\sim V_{DD33OUT} \times 0.872$	—	2.950	—	V
8a	—	Untrimmed LVD 3.3V variation before band gap trim Note: Rising VDDSYN	$V_{LVD33} - 5\%$	V_{LVD33}	$V_{LVD33} + 5\%$	V
8b	—	Trimmed LVD 3.3V variation after bad gap trim Note: Rising VDDSYN	$V_{LVD33} - 3\%$	V_{LVD33}	$V_{LVD33} + 3\%$	V
8c	—	LVD 3.3V Hysteresis	—	30	—	mV
8d	$V_{LVDSTEP33}$	Trimming step LVD 3.3V	—	30	—	mV

Table 8. PMC electrical specifications (continued)

ID	Name	Parameter	Min	Typ	Max	Unit
9	I _{DD33}	V _{REG} = 4.5 V, max DC output current V _{REG} = 4.25 V, max DC output current, crank condition Note: Max current supplied by VDDSYN that does not cause it to drop below V _{LVD33}	— —	— —	80 40	mA mA
10	—	Voltage regulator 3.3V current consumption VDDREG Note: Except I _{DD33}	—	2	—	mA
11	V _{PORREG}	POR rising on VDDREG	—	2.00	—	V
11a	—	POR VDDREG variation	V _{PORREG} – 30%	V _{PORREG}	V _{PORREG} + 30%	V
11b	—	POR VDDREG hysteresis	—	250	—	mV
12	V _{LVDREG}	Nominal rising LVD VDDREG (LDO3V / LDO5V mode)	—	2.950	—	V
12a	—	Untrimmed LVD VDDREG variation before band gap trim Note: Rising VDDREG	V _{LVDREG} – 5%	V _{LVDREG}	V _{LVDREG} + 5%	V
12b	—	Trimmed LVD VDDREG variation after band gap trim Note: Rising VDDREG	V _{LVDREG} – 3%	V _{LVDREG}	V _{LVDREG} + 3%	V
12c	—	LVD VDDREG Hysteresis (LDO3V / LDO5V mode)	—	30	—	mV
12d	V _{LVDSTEPREG}	Trimming step LVD VDDREG (LDO3V / LDO5V mode)	—	30	—	mV
13	V _{LVDREG}	Nominal rising LVD VDDREG (SMPS5V mode)	—	4.360	—	V
13a	—	Untrimmed LVD VDDREG variation before band gap trim Note: Rising VDDREG	V _{LVDREG} – 5%	V _{LVDREG}	V _{LVDREG} + 5%	V
13b	—	Trimmed LVD VDDREG variation after band gap trim Note: Rising VDDREG	V _{LVDREG} – 3%	V _{LVDREG}	V _{LVDREG} + 3%	V
13c	—	LVD VDDREG Hysteresis (SMPS5V mode)	—	50	—	mV
13d	V _{LVDSTEPREG}	Trimming step LVD VDDREG (SMPS5V mode)	—	50	—	mV
14	V _{LVDA}	Nominal rising LVD VDDA	—	4.60	—	V
14a	—	Untrimmed LVD VDDA variation before band gap trim	V _{LVDA} – 5%	V _{LVDA}	V _{LVDA} + 5%	V
14b	—	Trimmed LVD VDDA variation after band gap trim	V _{LVDA} – 3%	V _{LVDA}	V _{LVDA} + 3%	V
14c	—	LVD VDDA Hysteresis	—	150	—	mV

Table 8. PMC electrical specifications (continued)

ID	Name	Parameter	Min	Typ	Max	Unit
14d	V _{LVD} STEP	Trimming step LVD VDDA	—	20	—	mV
15	—	SMPS regulator output resistance Note: Pullup to VDDREG when high, pulldown to VSSREG when low.	—	15	25	Ohm
16	—	SMPS regulator clock frequency (after reset)	1.0	1.5	2.4	MHz
17	—	SMPS regulator overshoot at start-up ²	—	1.32	1.4	V
18	—	SMPS maximum output current	—	1.0	—	A
19	—	Voltage variation on current step ² (20% to 80% of maximum current with 4 μ sec constant time)	—	—	0.1	V

¹ VRC linear regulator is capable of sourcing a current up to 20 mA and sinking a current up to 500 μ A. When using the recommended ballast transistor the maximum output current provided by the voltage regulator VRC/ballast to the VDD core voltage is up to 1A.

² Parameter cannot be tested; this value is based on simulation and characterization.

5.6 Power up/down sequencing

There is no power sequencing required among power sources during power up and power down in order to operate within specification as long as the following two rules are met:

- When VDDREG is tied to a nominal 3.3V supply, VDD33 and VDDSYN must be both shorted to VDDREG.
- When VDDREG is tied to a 5V supply, VDD33 and VDDSYN must be tied together and shall be powered by the internal 3.3V regulator.

The recommended power supply behavior is as follows: Use 25 V/millisecond or slower rise time for all supplies. Power up each V_{DDE}/V_{DDEH} first and then power up V_{DD}. For power down, drop V_{DD} to 0 V first, and then drop all V_{DDE}/V_{DDEH} supplies. There is no limit on the fall time for the power supplies.

Although there are no power up/down sequencing requirements to prevent issues like latch-up, excessive current spikes, etc., the state of the I/O pins during power up/down varies according to Table 9 and Table 10.

Table 9. Power sequence pin states for MH and AE pads

VDD	VDD33	VDDE	MH Pad	MH+LVDS Pads ¹	AE/up-down Pads
High	High	High	Normal operation	Normal operation	Normal operation
—	Low	High	Pin is tri-stated (output buffer, input buffer, and weak pulls disabled)	Outputs driven high	Pull-ups enabled, pull-downs disabled
Low	High	Low	Output low, pin unpowered	Outputs disabled	Output low, pin unpowered
Low	High	High	Pin is tri-stated (output buffer, input buffer, and weak pulls disabled)	Outputs disabled	Pull-ups enabled, pull-downs disabled

¹ MH+LVDS pads are output-only.

Table 10. Power sequence pin states for F and FS pads

VDD	VDD33	VDDE	F and FS pads
low	low	high	Outputs drive high
low	high	—	Outputs Disabled
high	low	low	Outputs Disabled
high	low	high	Outputs drive high
high	high	low	Normal operation - except no drive current and input buffer output is unknown. ¹
high	high	high	Normal Operation

¹ The pad pre-drive circuitry will function normally but since VDDE is unpowered the outputs will not drive high even though the output pmos can be enabled.

5.6.1 Power-up

If V_{DDE}/V_{DDEH} is powered up first, then a threshold detector tristates all drivers connected to V_{DDE}/V_{DDEH} . There is no limit to how long after V_{DDE}/V_{DDEH} powers up before V_{DD} must power up. If there are multiple V_{DDE}/V_{DDEH} supplies, they can be powered up in any order. For each V_{DDE}/V_{DDEH} supply not powered up, the drivers in that V_{DDE}/V_{DDEH} segment exhibit the characteristics described in the next paragraph.

If V_{DD} is powered up first, then all pads are loaded through the drain diodes to V_{DDE}/V_{DDEH} . This presents a heavy load that pulls the pad down to a diode above V_{SS} . Current injected by external devices connected to the pads must meet the current injection specification. There is no limit to how long after V_{DD} powers up before V_{DDE}/V_{DDEH} must power up.

The rise times on the power supplies are to be no faster than 25 V/millisecond.

5.6.2 Power-down

If V_{DD} is powered down first, then all drivers are tristated. There is no limit to how long after V_{DD} powers down before V_{DDE}/V_{DDEH} must power down.

If V_{DDE}/V_{DDEH} is powered down first, then all pads are loaded through the drain diodes to V_{DDE}/V_{DDEH} . This presents a heavy load that pulls the pad down to a diode above V_{SS} . Current injected by external devices connected to the pads must meet the current injection specification. There is no limit to how long after V_{DDE}/V_{DDEH} powers down before V_{DD} must power down.

There are no limits on the fall times for the power supplies.

5.6.3 Power sequencing and POR dependent on V_{DDA}

During power up or down, V_{DDA} can lag other supplies (of magnitude greater than $V_{DDEH}/2$) within 1 V to prevent any forward-biasing of device diodes that causes leakage current and/or POR. If the voltage difference between V_{DDA} and V_{DDEH} is more than 1 V, the following will result:

- Triggers POR (ADC monitors on V_{DDEH1} segment which powers the RESET pin) if the leakage current path created, when V_{DDA} is sufficiently low, causes sufficient voltage drop on V_{DDEH1} node monitored crosses low-voltage detect level.
- If V_{DDA} is between 0–2 V, powering all the other segments (especially V_{DDEH1}) will not be sufficient to get the part out of reset.
- Each V_{DDEH} will have a leakage current to V_{DDA} of a magnitude of $((V_{DDEH} - V_{DDA} - 1 \text{ V (diode drop)})/200 \text{ KOhms})$ up to $(V_{DDEH}/2 = V_{DDA} + 1 \text{ V})$.

- Each V_{DD} has the same behavior; however, the leakage will be small even though there is no current limiting resistor since $V_{DD} = 1.32 \text{ V max.}$

5.7 DC electrical specifications

Table 11. DC electrical specifications

Spec	Characteristic	Symbol	Min	Max	Unit
1	Core Supply Voltage (External Regulation)	V_{DD}	1.14	1.32 ^{1,2}	V
1a	Core Supply Voltage (Internal Regulation) ³	V_{DD}	1.08	1.32	V
2	I/O Supply Voltage (fast I/O pads)	V_{DDE}	3.0	3.6 ^{1,4}	V
3	I/O Supply Voltage (medium I/O pads)	V_{DDEH}	3.0	5.25 ^{1,5}	V
4	3.3 V I/O Buffer Voltage	V_{DD33}	3.0	3.6 ^{1,4}	V
5	Analog Supply Voltage	V_{DDA}	4.75	5.25 ^{1,5}	V
6a	SRAM Standby Voltage Keep-out Range: 1.2V–2V	V_{STBY_LOW}	0.95 ⁶	1.2	V
6b	SRAM Standby Voltage Keep-out Range: 1.2V–2V	V_{STBY_HIGH}	2	6	V
7	Voltage Regulator Control Input Voltage ⁷	V_{DDREG}	2.7 ⁸	5.5 ^{1,5}	V
8	Clock Synthesizer Operating Voltage ⁹	V_{DDSYN}	3.0	3.6 ^{1,4}	V
9	Fast I/O Input High Voltage Hysteresis enabled Hysteresis disabled	V_{IH_F}	$0.65 \times V_{DDE}$ $0.55 \times V_{DDE}$	$V_{DDE} + 0.3$	V
10	Fast I/O Input Low Voltage Hysteresis enabled Hysteresis disabled	V_{IL_F}	$V_{SS} - 0.3$	$0.35 \times V_{DDE}$ $0.40 \times V_{DDE}$	V
11	Medium I/O Input High Voltage Hysteresis enabled Hysteresis disabled	V_{IH_S}	$0.65 \times V_{DDEH}$ $0.55 \times V_{DDEH}$	$V_{DDEH} + 0.3$	V
12	Medium I/O Input Low Voltage Hysteresis enabled Hysteresis disabled	V_{IL_S}	$V_{SS} - 0.3$	$0.35 \times V_{DDEH}$ $0.40 \times V_{DDEH}$	V
13	Fast I/O Input Hysteresis	V_{HYS_F}	$0.1 \times V_{DDE}$	—	V
14	Medium I/O Input Hysteresis	V_{HYS_S}	$0.1 \times V_{DDEH}$	—	V
15	Analog Input Voltage	V_{INDC}	$V_{SSA} - 0.1$	$V_{DDA} + 0.1$	V
16	Fast I/O Output High Voltage ¹⁰	V_{OH_F}	$0.8 \times V_{DDE}$	—	V
17	Medium I/O Output High Voltage ¹¹	V_{OH_S}	$0.8 \times V_{DDEH}$	—	V
18	Fast I/O Output Low Voltage ¹⁰	V_{OL_F}	—	$0.2 \times V_{DDE}$	V
19	Medium I/O Output Low Voltage ¹¹	V_{OL_S}	—	$0.2 \times V_{DDEH}$	V
20	Load Capacitance (Fast I/O) ¹² DSC(PCR[8:9]) = 0b00 DSC(PCR[8:9]) = 0b01 DSC(PCR[8:9]) = 0b10 DSC(PCR[8:9]) = 0b11	C_L	— — — —	10 20 30 50	pF pF pF pF

Electrical characteristics

Table 11. DC electrical specifications (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
21	Input Capacitance (Digital Pins)	C_{IN}	—	7	pF
22	Input Capacitance (Analog Pins)	C_{IN_A}	—	10	pF
24	Operating Current 1.2 V Supplies @ $f_{sys} = 264$ MHz V_{DD} @ 1.32 V V_{STBY}^{13} @ 1.2 V and 85°C V_{STBY} @ 6.0 V and 85°C	I_{DD} I_{DDSTBY} $I_{DDSTBY6}$	— — —	1.0 ¹⁴ 0.10 0.15	A mA mA
25	Operating Current 3.3 V Supplies @ $f_{sys} = 264$ MHz V_{DD33}^{15} V_{DDSYN}	I_{DD33} I_{DDSYN}	— —	note ¹⁵ 7 ¹⁶	mA mA
26	Operating Current 5.0 V Supplies @ $f_{sys} = 264$ MHz V_{DDA} Analog Reference Supply Current (Transient) V_{DDREG}	I_{DDA} I_{REF} I_{REG}	— — —	50 ¹⁷ 1.0 22	mA mA mA
27	Operating Current V_{DDE}/V_{DDEH}^{18} Supplies V_{DDE2} V_{DDEH1} V_{DDEH3} V_{DDEH4} V_{DDEH5} V_{DDEH6} V_{DDEH7}	I_{DD2} I_{DD1} I_{DD3} I_{DD4} I_{DD5} I_{DD6} I_{DD7}	— — — — — — —	note ¹⁸	mA mA mA mA mA mA mA
28	Fast I/O Weak Pull Up/Down Current ¹⁹ 3.0 V–3.6 V	I_{ACT_F}	42	158	μA
29	Medium I/O Weak Pull Up/Down Current ²⁰ 3.0 V–3.6 V 4.5 V–5.5 V	I_{ACT_S}	15 35	95 200	μA μA
30	I/O Input Leakage Current ²¹	I_{INACT_D}	–2.5	2.5	μA
31	DC Injection Current (per pin)	I_{IC}	–1.0	1.0	mA
32	Analog Input Current, Channel Off ²² , AN[0:7], AN38, AN39 Analog Input Current, Channel Off, all other analog inputs AN[x]	I_{INACT_A}	–250 –150	250 150	nA nA
33	V_{SS} Differential Voltage	$V_{SS} - V_{SSA}$	–100	100	mV
34	Analog Reference Low Voltage	V_{RL}	V_{SSA}	$V_{SSA} + 100$	mV
35	V_{RL} Differential Voltage	$V_{RL} - V_{SSA}$	–100	100	mV
36	Analog Reference High Voltage	V_{RH}	$V_{DDA} - 100$	V_{DDA}	mV
37	V_{REF} Differential Voltage	$V_{RH} - V_{RL}$	4.75	5.25	V
38	V_{SSSYN} to V_{SS} Differential Voltage	$V_{SSSYN} - V_{SS}$	–100	100	mV
39	Operating Temperature Range—Ambient (Packaged)	T_A (T_L to T_H)	–40.0	125.0	°C
40	Slew rate on power supply pins	—	—	25	V/ms

Table 11. DC electrical specifications (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
41	Weak Pull-Up/Down Resistance ²³ , 200 K Option	R _{PUPD200K}	130	280	kΩ
42	Weak Pull-Up/Down Resistance ²³ , 100 K Option	R _{PUPD100K}	65	140	kΩ
43	Weak Pull-Up/Down Resistance ²³ , 5 K Option	R _{PUPD5K}	1.4	7.5	kΩ
44	Pull-Up/Down Resistance Matching Ratios ²⁴ (100K/200K)	R _{PUPDMTCH}	-2.5	+2.5	%

- ¹ Voltage overshoots during a high-to-low or low-to-high transition must not exceed 10 seconds per instance.
- ² 2.0 V for 10 hours cumulative time, 1.2 V +10% for time remaining.
- ³ Assumed with DC load.
- ⁴ 5.3 V for 10 hours cumulative time, 3.3 V +10% for time remaining.
- ⁵ 6.4 V for 10 hours cumulative time, 5.0 V +10% for time remaining.
- ⁶ V_{STBY} below 0.95 V the RAM will not retain states, but will be operational. V_{STBY} can be 0 V when bypass standby mode.
- ⁷ Regulator is functional with derated performance, with supply voltage down to 4.0 V for system with V_{DDREG} = 4.5 V (min).
- ⁸ 2.7 V minimum operating voltage allowed during vehicle crank for system with V_{DDREG} = 3.0 V (min). Normal operating voltage should be either V_{DDREG} = 3.0 V (min) or 4.5 V (min) depending on the user regulation voltage system selected.
- ⁹ Required to be supplied when 3.3 V regulator is disabled. See [Section 5.5 PMC/POR/LVI electrical specifications](#).
- ¹⁰ I_{OH_F} = {16,32,47,77} mA and I_{OL_F} = {24,48,71,115} mA for {00,01,10,11} drive mode with V_{DDE} = 3.0 V. This spec is for characterization only.
- ¹¹ I_{OH_S} = {11.6} mA and I_{OL_S} = {17.7} mA for {medium} I/O with V_{DDE} = 4.5 V;
I_{OH_S} = {5.4} mA and I_{OL_S} = {8.1} mA for {medium} I/O with V_{DDE} = 3.0 V. These specs are for characterization only.
- ¹² Applies to D_CLKOUT, external bus pins, and Nexus pins.
- ¹³ V_{STBY} current specified at 1.0 V at a junction temperature of 85 °C. V_{STBY} current is 700 μA maximum at a junction temperature of 150 °C.
- ¹⁴ Preliminary. Specification pending typical and/or high-use Runidd pattern simulation as well as final silicon characterization. 900 mA based on transistor count estimate at Worst Case (wcs) process and temperature condition.
- ¹⁵ Power requirements for the V_{DD33} supply depend on the frequency of operation and load of all I/O pins, and the voltages on the I/O segments. See [Section 5.7.2 I/O pad V_{DD33} current specifications](#), for information on both fast (F, FS) and medium (MH) pads. Also refer to [Table 13](#) for values to calculate power dissipation for specific operation.
- ¹⁶ This value is a target that is subject to change.
- ¹⁷ This value allows a 5 V reference to supply ADC + REF.
- ¹⁸ Power requirements for each I/O segment depend on the frequency of operation and load of the I/O pins on a particular I/O segment, and the voltage of the I/O segment. See [Section 5.7.1 I/O pad current specifications](#), for information on I/O pad power. Also refer to [Table 12](#) for values to calculate power dissipation for specific operation. The total power consumption of an I/O segment is the sum of the individual power consumptions for each pin on the segment.
- ¹⁹ Absolute value of current, measured at V_{IL} and V_{IH}.
- ²⁰ Absolute value of current, measured at V_{IL} and V_{IH}.
- ²¹ Weak pull up/down inactive. Measured at V_{DDE} = 3.6 V and V_{DDEH} = 5.25 V. Applies to pad types F and MH.
- ²² Maximum leakage occurs at maximum operating temperature. Leakage current decreases by approximately one-half for each 8 to 12 °C, in the ambient temperature range of 50 to 125 °C. Applies to pad types AE and AE/up-down. See [Section 4 Signal properties and muxing](#).
- ²³ This programmable option applies only to eQADC differential input channels and is used for biasing and sensor diagnostics
- ²⁴ Pull-up and pull-down resistances are both enabled and settings are equal.

5.7.1 I/O pad current specifications

The power consumption of an I/O segment is dependent on the usage of the pins on a particular segment. The power consumption is the sum of all output pin currents for a particular segment. The output pin current can be calculated from [Table 12](#) based on the voltage, frequency, and load on the pin. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in [Table 12](#).

The AC timing of these pads are described in the [Section 5.11.2 Pad AC specifications](#).

Table 12. V_{DDE}/V_{DDEH} I/O Pad Average DC Current¹

Spec	Pad Type	Symbol	Frequency (MHz)	Load ² (pF)	Voltage (V)	Drive/Slew Rate Select	Current (mA)
1	Medium	I_{DRV_MH}	50	50	5.25	11	16.0
2			20	50	5.25	01	6.3
3			3.0	50	5.25	00	1.1
4			2.0	200	5.25	00	2.4
5	Fast	I_{DRV_FC}	66	10	3.6	00	6.5
6			66	20	3.6	01	9.4
7			66	30	3.6	10	10.8
8			66	50	3.6	11	33.3
9	Fast w/ Slew Control	I_{DRV_FSR}	66	50	3.6	11	12.0
10			50	50	3.6	10	6.2
11			33.33	50	3.6	01	4.0
12			20	50	3.6	00	2.4
13			20	200	3.6	00	8.9

¹ These are average IDDE numbers for worst case PVT from simulation. Currents apply to output pins only.

² All loads are lumped.

5.7.2 I/O pad V_{DD33} current specifications

The power consumption of the V_{DD33} supply is dependent on the usage of the pins on all I/O segments. The power consumption is the sum of all input and output pin V_{DD33} currents for all I/O segments. The V_{DD33} current draw on fast speed pads can be calculated from [Table 13](#) dependent on the voltage, frequency, and load on all F type pins. The V_{DD33} current draw on medium pads can be calculated from [Table 13](#) dependent on voltage and independent on the frequency and load on all MH type pins. Use linear scaling to calculate pin currents for voltage, frequency, and load parameters that fall outside the values given in [Table 13](#).

The AC timing of these pads are described in the [Section 5.11.2 Pad AC specifications](#).

Table 13. V_{DD33} Pad Average DC Current¹

Spec	Pad Type	Symbol	Frequency (MHz)	Load ² (pF)	V_{DD33} (V)	V_{DDE} (V)	Drive/Slew Rate Select	Current (mA)
1	Medium	I_{33_MH}	—	—	3.6	5.5	—	0.0007
2	Fast	I_{33_FC}	66	10	3.6	3.6	00	0.92
3			66	20	3.6	3.6	01	1.14
4			66	30	3.6	3.6	10	1.50
5			66	50	3.6	3.6	11	2.19
6			Fast w/ Slew Control	I_{33_FSR}	66	50	3.6	3.6
7	50	50			3.6	3.6	10	0.52
8	33.33	50			3.6	3.6	00	0.19
9	20	50			3.6	3.6	00	0.19
10	20	200			3.6	3.6	00	0.19

¹ These are average IDDE for worst case PVT from simulation. Currents apply to output pins only for the fast pads and to input pins only for the medium pads.

² All loads are lumped.

5.7.3 LVDS pad specifications

LVDS pads are implemented to support the MSC (Microsecond Channel) protocol, which is an enhanced feature of the DSPI module.

Table 14. DSPI LVDS pad specification

#	Characteristic	Symbol	Condition	Min. Value	Typ. Value	Max. Value	Unit
Data Rate							
1	Data Frequency	$f_{LVDSCLK}$	—	—	50	—	MHz
Driver Specs							
2	Differential output voltage	V_{OD}	SRC=0b00 or 0b11	150	—	400	mV
			SRC=0b01	90	—	320	
			SRC=0b10	160	—	480	
3	Common mode voltage (LVDS), VOS	V_{OS}	—	1.06	1.2	1.39	V
4	Rise/Fall time	T_R/T_F	—	—	2	—	ns
5	Propagation delay (Low to High)	T_{PLH}	—	—	4	—	ns
6	Propagation delay (High to Low)	T_{PHL}	—	—	4	—	ns
7	Delay (H/L), sync Mode	t_{PDSYNC}	—	—	4	—	ns
8	Delay, Z to Normal (High/Low)	T_{DZ}	—	—	500	—	ns

Electrical characteristics

Table 14. DSPI LVDS pad specification (continued)

9	Diff Skew $t_{phla-tplhbl}$ or $t_{plhb-tphla}$	T_{SKEW}	—	—	—	0.5	ns
Termination							
10	Trans. Line (differential Z_0)	—	—	95	100	105	ohms
11	Temperature	—	—	-40	—	150	°C

5.8 Oscillator and FMPLL electrical characteristics

Table 15. FMPLL Electrical Specifications¹

($V_{DDSYN} = 3.0\text{ V to }3.6\text{ V}$, $V_{SS} = V_{SSSYN} = 0\text{ V}$, $T_A = T_L$ to T_H)

Spec	Characteristic	Symbol	Min	Max	Unit
1	PLL Reference Frequency Range ² (Normal Mode) Crystal Reference (PLLCFG2 = 0b0) Crystal Reference (PLLCFG2 = 0b1) External Reference (PLLCFG2 = 0b0) External Reference (PLLCFG2 = 0b1)	$f_{ref_crystal}$ $f_{ref_crystal}$ f_{ref_ext} f_{ref_ext}	8 16 8 16	20 40 ³ 20 40	MHz
2	Loss of Reference Frequency ⁴	f_{LOR}	100	1000	kHz
3	Self Clocked Mode Frequency ⁵	f_{SCM}	4	16	MHz
4	PLL Lock Time ⁶	t_{LPLL}	—	< 400	μs
5	Duty Cycle of Reference ⁷	t_{DC}	40	60	%
6	Frequency un-LOCK Range	f_{UL}	-4.0	4.0	% f_{sys}
7	Frequency LOCK Range	f_{LCK}	-2.0	2.0	% f_{sys}
8	D_CLKOUT Period Jitter ^{8, 9} Measured at f_{sys} Max Cycle-to-cycle Jitter	C_{Jitter}	-5	5	% f_{clkout}
9	Peak-to-Peak Frequency Modulation Range Limit ^{10,11} (f_{sys} Max must not be exceeded)	C_{mod}	0	4	% f_{sys}
10	FM Depth Tolerance ¹²	C_{mod_err}	-0.25	0.25	% f_{sys}
11	VCO Frequency	f_{VCO}	192	600	MHz
12	Modulation Rate Limits ¹³	f_{mod}	0.400	1	MHz
13	Predivider output frequency range ¹⁴	f_{prediv}	4	10	MHz

¹ All values given are initial design targets and subject to change.

² Crystal and External reference frequency limits depend on device relying on PLL to lock prior to release of reset, default PREDIV/EPREDIV, MFD/EMFD default settings, and VCO frequency range. Absolute minimum loop frequency is 4 MHz.

³ Upper tolerance of less than 1% is allowed on 40MHz crystal.

⁴ "Loss of Reference Frequency" is the reference frequency detected internally, which transitions the PLL into self clocked mode.

⁵ Self clocked mode frequency is the frequency that the PLL operates at when the reference frequency falls below f_{LOR} . This frequency is measured at D_CLKOUT. A default RFD value of (0x05) is used in SCM mode, and the programmed MFD and RFD values have no effect

- ⁶ This specification applies to the period required for the PLL to re-lock after changing the MFD frequency control bits in the synthesizer control register (SYNCR). From power up with crystal oscillator reference, lock time will be additive with crystal startup time.
- ⁷ For Flexray operation, duty cycle requirements are higher.
- ⁸ Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{sys} . Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the PLL circuitry via V_{DDSYN} and V_{SSSYN} and variation in crystal oscillator frequency increase the C_{jitter} percentage for a given interval. D_CLKOUT divider set to divide-by-2.
- ⁹ Values are with frequency modulation disabled. If frequency modulation is enabled, jitter is the sum of $C_{\text{jitter}} + C_{\text{mod}}$.
- ¹⁰ Modulation depth selected must not result in f_{pll} value greater than the f_{pll} maximum specified value.
- ¹¹ Maximum and minimum variation from programmed modulation depth is pending characterization. Depth settings available in control register are: 2%, 3%, and 4% peak-to-peak.
- ¹² Depth tolerance is the programmed modulation depth $\pm 0.25\%$ of F_{sys} . Violating the VCO min/max range may prevent the system from exiting reset.
- ¹³ Modulation rates less than 400 kHz will result in exceedingly long FM calibration durations. Modulation rates greater than 1 MHz will result in reduced calibration accuracy.
- ¹⁴ Violating this range will cause the VCO max/min range to be violated with the default MFD settings out of reset.

Table 16. Oscillator electrical specifications¹
 ($V_{\text{DDSYN}} = 3.0 \text{ V to } 3.6 \text{ V}$, $V_{\text{SS}} = V_{\text{SSSYN}} = 0 \text{ V}$, $T_{\text{A}} = T_{\text{L}} \text{ to } T_{\text{H}}$)

Spec	Characteristic	Symbol	Min	Max	Unit
1	Crystal Mode Differential Amplitude ² (Min differential voltage between EXTAL and XTAL)	$V_{\text{crystal_diff_amp}}$	$ V_{\text{extal}} - V_{\text{xtal}} > 0.4 \text{ V}$	—	V
2	Crystal Mode: Internal Differential Amplifier Noise Rejection	$V_{\text{crystal_diff_amp_nr}}$	—	$ V_{\text{extal}} - V_{\text{xtal}} < 0.2 \text{ V}$	V
3	EXTAL Input High Voltage Bypass mode, External Reference	V_{IHEXT}	$((V_{\text{DD33}}/2) + 0.4 \text{ V})$	—	V
4	EXTAL Input Low Voltage Bypass mode, External Reference	V_{ILEXT}	—	$(V_{\text{DD33}}/2) - 0.4 \text{ V}$	V
5	XTAL Current ³	I_{XTAL}	1	3	mA
6	Total On-chip stray capacitance on XTAL	$C_{\text{S_XTAL}}$	—	1.5	pF
7	Total On-chip stray capacitance on EXTAL	$C_{\text{S_EXTAL}}$	—	1.5	pF
8	Crystal manufacturer's recommended capacitive load	C_{L}	See crystal spec	See crystal spec	pF
9	Discrete load capacitance to be connected to EXTAL	$C_{\text{L_EXTAL}}$	—	$(2 \times C_{\text{L}} - C_{\text{S_EXTAL}} - C_{\text{PCB_EXTAL}}^4)$	pF
10	Discrete load capacitance to be connected to XTAL	$C_{\text{L_XTAL}}$	—	$(2 \times C_{\text{L}} - C_{\text{S_XTAL}} - C_{\text{PCB_XTAL}}^4)$	pF

¹ All values given are initial design targets and subject to change.

² This parameter is meant for those who do not use quartz crystals or resonators, but instead use CAN oscillators in crystal mode. In that case, $V_{\text{extal}} - V_{\text{xtal}} \geq 400 \text{ mV}$ criterion has to be met for oscillator's comparator to produce output clock.

³ I_{xtal} is the oscillator bias current out of the XTAL pin with both EXTAL and XTAL pins grounded.

⁴ $C_{\text{PCB_EXTAL}}$ and $C_{\text{PCB_XTAL}}$ are the measured PCB stray capacitances on EXTAL and XTAL, respectively.

5.9 eQADC electrical characteristics

Table 17. eQADC Conversion Specifications (Operating)

Spec	Characteristic	Symbol	Min	Max	Unit
1	ADC Clock (ADCLK) Frequency	f_{ADCLK}	2	16	MHz
2	Conversion Cycles Single Ended Conversion Cycles 12 bit resolution Single Ended Conversion Cycles 10 bit resolution Single Ended Conversion Cycles 8 bit resolution Note: Differential conversion (min) is one clock cycle less than the single-ended conversion values listed here.	CC	2 + 14 2 + 12 2 + 10	128 + 14 128 + 12 128 + 10	ADCLK cycles
3	Stop Mode Recovery Time ¹	T_{SR}	10	—	μ s
4	Resolution ²	—	1.25	—	mV
5	INL: 8 MHz ADC Clock ³	INL8	-4 ⁴	4 ⁴	LSB ⁵
6	INL: 16 MHz ADC Clock ³	INL16	-8 ⁴	8 ⁴	LSB
7	DNL: 8 MHz ADC Clock ³	DNL8	-3 ⁴	3 ⁴	LSB
8	DNL: 16 MHz ADC Clock ³	DNL16	-3 ⁴	3 ⁴	LSB
9	Offset Error without Calibration	OFFNC	0 ⁴	100 ⁴	LSB
10	Offset Error with Calibration	OFFWC	-4 ⁴	4 ⁴	LSB
11	Full Scale Gain Error without Calibration	GAINNC	-120 ⁴	0 ⁴	LSB
12	Full Scale Gain Error with Calibration	GAINWC	-4 ^{4,6}	4 ^{4,6}	LSB
13	Non-Disruptive Input Injection Current ^{7, 8, 9, 10}	I_{INJ}	-3	3	mA
14	Incremental Error due to injection current ^{11, 12}	E_{INJ}	-4 ⁴	4 ⁴	Counts
15	TUE value at 8 MHz ^{13, 14} (with calibration)	TUE8	-4 ^{4,6}	4 ^{4,6}	Counts
16	TUE value at 16 MHz ^{13, 14} (with calibration)	TUE16	-8	8	Counts
17	Maximum differential voltage ¹⁵ (DANx+ - DANx-) or (DANx- - DANx+) PREGAIN set to 1X setting PREGAIN set to 2X setting PREGAIN set to 4X setting	$DIFF_{max}$ $DIFF_{max2}$ $DIFF_{max4}$	— — —	$(V_{RH} - V_{RL})/2$ $(V_{RH} - V_{RL})/4$ $(V_{RH} - V_{RL})/8$	V V V
18	Differential input Common mode voltage ¹⁵ (DANx- + DANx+)/2	$DIFF_{cmv}$	$(V_{RH} - V_{RL})/2$ - 5%	$(V_{RH} - V_{RL})/2$ + 5%	V

¹ Stop mode recovery time is the time from the setting of either of the enable bits in the ADC Control Register to the time that the ADC is ready to perform conversions. Delay from power up to full accuracy = 8 ms.

² At $V_{RH} - V_{RL} = 5.12$ V, one count = 1.25 mV without using pregain.

³ INL and DNL are tested from $V_{RL} + 50$ LSB to $V_{RH} - 50$ LSB. The eQADC is guaranteed to be monotonic at 10 bit accuracy (12 bit resolution selected).

⁴ New design target. Actual specification will change following characterization. Margin for manufacturing has not been fully included.

⁵ At $V_{RH} - V_{RL} = 5.12$ V, one LSB = 1.25 mV.

⁶ The value is valid at 8 MHz, it is ± 8 counts at 16 Mhz.

⁷ Below disruptive current conditions, the channel being stressed has conversion values of \$3FF for analog inputs greater than V_{RH} and \$000 for values less than V_{RL} . Other channels are not affected by non-disruptive conditions.

- ⁸ Exceeding limit may cause conversion error on stressed channels and on unstressed channels. Transitions within the limit do not affect device reliability or cause permanent damage.
- ⁹ Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values using $V_{\text{POSCLAMP}} = V_{\text{DDA}} + 0.5 \text{ V}$ and $V_{\text{NEGCLAMP}} = -0.3 \text{ V}$, then use the larger of the calculated values.
- ¹⁰ Condition applies to two adjacent pins at injection limits.
- ¹¹ Performance expected with production silicon.
- ¹² All channels have same $10 \text{ k}\Omega < R_s < 100 \text{ k}\Omega$ Channel under test has $R_s = 10 \text{ k}\Omega$, $I_{\text{INJ}} = I_{\text{INJMAX}} \cdot I_{\text{INJMIN}}$.
- ¹³ The TUE specification is always less than the sum of the INL, DNL, offset, and gain errors due to cancelling errors.
- ¹⁴ TUE does not apply to differential conversions.
- ¹⁵ Voltages between VRL and VRH will not cause damage to the pins. However, they may not be converted accurately if the differential voltage is above the maximum differential voltage. In addition, conversion errors may occur if the common mode voltage of the differential signal violates the Differential Input common mode voltage specification.

5.9.1 ADC internal resource measurements

Table 18. Power Management Control (PMC) specification

Spec	Characteristic	Symbol	Min	Typical	Max	Unit
PMC Normal Mode						
1	Bandgap 0.62 V ADC0 channel 145	V_{ADC145}	—	0.62	—	V
2	Bandgap 1.2 V ADC0 channel 146	V_{ADC146}	—	1.22	—	V
3	Vreg1p2 Feedback ADC0 channel 147	V_{ADC147}	—	$V_{\text{DD}} / 2.045$	—	V
4	LVD 1.2 V ADC0 channel 180	V_{ADC180}	—	$V_{\text{DD}} / 1.774$	—	V
5	Vreg3p3 Feedback ADC0 channel 181	V_{ADC181}	—	$V_{\text{reg3p3}} / 5.460$	—	V
6	LVD 3.3 V ADC0 channel 182	V_{ADC182}	—	$V_{\text{reg3p3}} / 4.758$	—	V
7	LVD 5.0 V ADC0 channel 183 — LDO mode — SMPS mode	V_{ADC183}	—	$V_{\text{DDREG}} / 4.758$ $V_{\text{DDREG}} / 7.032$	—	V

Electrical characteristics

Table 19. Standby RAM regulator electrical specifications

Spec	Characteristic	Symbol	Min	Typ	Max	Unit
Normal Mode						
1	Standby Regulator Output ADC1 channel 194	V_{ADC194}	—	1.2	—	V
2	Standby Source Bias 150 mV to 360 mV (30mV Increment @ vref_sel) ADC1 channel 195 Default Value 150 mV (@vref_sel = 1 1 1)	V_{ADC195}	150	—	360	mV
3	Standby Brownout Reference ADC1 channel 195	V_{ADC195}	500	—	850	mV

Table 20. ADC band gap reference / LVI electrical specifications

Spec	Characteristic	Symbol	Min	Typ	Max	Unit
1	4.75 LVD (from V_{DDA}) ADC1 channel 196	V_{ADC196}	—	4.75	—	V
2	ADC Bandgap ADC0 channel 45 ADC1 channel 45	V_{ADC45}	1.171	1.220	1.269	V

Table 21. Temperature sensor electrical specifications

Spec	Characteristic	Symbol	Min	Typ	Max	Unit
1	Slope –40 °C to 100 °C ± 1.0 °C 100 °C to 150 °C ± 1.6 °C ADC0 channel 128 ADC1 channel 128	$V_{SADC128}$ ¹	—	5.8	—	mV/ °C
2	Accuracy –40 °C to 150 °C ADC0 channel 128 ADC1 channel 128	—	—	± 10.0	—	°C

¹ Slope is the measured voltage change per °C.

5.10 C90 flash memory electrical characteristics

Table 22. Flash program and erase specifications

Spec	Characteristic	Symbol	Min	Typ ¹	Initial Max ²	Max ³	Unit
1	Double Word (64 bits) Program Time ⁴	$t_{dwprogram}$	—	38	—	500	μ s
2	Page Program Time ^{4,5}	$t_{pprogram}$	—	45	160	500	μ s
3	16 KB Block Pre-program and Erase Time	$t_{16kpperase}$	—	270	1000	5000	ms
4	64 KB Block Pre-program and Erase Time	$t_{64kpperase}$	—	800	1800	5000	ms
5	128 KB Block Pre-program and Erase Time	$t_{128kpperase}$	—	1500	2600	7500	ms
6	256 KB Block Pre-program and Erase Time	$t_{256kpperase}$	—	3000	5200	15000	ms

¹ Typical program and erase times assume nominal supply values and operation at 25 °C.

² Initial factory condition: ≤ 100 program/erase cycles, 25 °C, typical supply voltage, 80 MHz minimum system frequency.

³ The maximum erase time occurs after the specified number of program/erase cycles. This maximum value is characterized but not guaranteed.

⁴ Program times are actual hardware programming times and do not include software overhead.

⁵ Page size is 128 bits (4 words).

Table 23. Flash EEPROM module life

Spec	Characteristic	Symbol	Min	Typical ¹	Unit
1	Number of program/erase cycles per block for 16 KB and 64 KB blocks over the operating temperature range (T_J)	P/E	100,000	—	cycles
2	Number of program/erase cycles per block for 128 KB and 256 KB blocks over the operating temperature range (T_J)	P/E	1,000	100,000	cycles
3	Minimum Data Retention at 85 °C ambient temperature ²	Retention			years
	Blocks with 0–1,000 P/E cycles		20	—	
	Blocks with 1,001–10,000 P/E cycles		10	—	
	Blocks with 10,001–100,000 P/E cycles		5	—	

¹ Typical endurance is evaluated at 25 °C. Product qualification is performed to the minimum specification. For additional information on the Freescale definition of Typical Endurance, please refer to Engineering Bulletin EB619, *Typical Endurance for Nonvolatile Memory*.

² Ambient temperature averaged over duration of application, not to exceed product operating temperature range.

Table 24 shows the Platform Flash Configuration Register 1 (PFCPR1) settings versus frequency of operation. Refer to the device reference manual for definitions of these bit fields.

Table 24. PFCPR1 settings vs. frequency of operation¹

Spec	Clock Mode	Maximum Frequency ² (MHz)		APC = RWSC	WWSC	DPFEN ³	IPFEN ³	PFLIM ⁴	BFEN ⁵
		Core f _{sys}	Platform f _{platf}						
1	Enhanced	264 MHz ⁶	132 MHz ⁶	0b011	0b01	0b0 0b1	0b0 0b1	0b00 0b01 0b1x	0b0 0b1
2	Enhanced/ Full	200 MHz	100 MHz	0b010	0b01	0b0 0b1	0b0 0b1	0b00 0b01 0b1x	0b0 0b1
3	Legacy	132 MHz	132 MHz	0b100	0b01	0b0 0b1	0b0 0b1	0b00 0b01 0b1x	0b0 0b1
Default setting after reset:				0b111	0b11	0b00	0b00	0b00	0b0

- ¹ Illegal combinations exist. Use entries from the same row in this table.
- ² This is the nominal maximum frequency of operation: platform runs at f_{sys}/2 in Enhanced Mode .
- ³ For maximum flash performance, set to 0b1.
- ⁴ For maximum flash performance, set to 0b10.
- ⁵ For maximum flash performance, set to 0b1.
- ⁶ This is the nominal maximum frequency of operation in Enhanced Mode. Max speed is the maximum speed allowed including frequency modulation (FM). 270 MHz parts allow for 264 MHz system core clock(f_{sys}) + 2% FM and 132 Mhz platform clock (f_{platf})+ 2% FM.

5.11 AC specifications

5.11.1 Clocking

Figure 8 shows the operating frequency domains of various blocks on PXR40.




Figure 8. PXR40 block operating frequency domain diagram

Table 25 shows the operating frequencies of various blocks depending on the device's clocking mode configuration settings (see Table 26 and Table 27 for descriptions of bit settings).

Table 25. PXR40 operating frequencies^{1, 2}

Mode	SIU_ECCR [EBDF[0:1]] ³	f_{sys} (core)	f_{platf} (platform and all blocks except eTPU)	f_{etpu} (eTPU, eTPU RAM, and NDEDI)	f_{ebi_cal} ^{4,5}	Unit
Enhanced	01	264	132	132	66	MHz
	11	264	132	132	33	
Full	01	200	100	200	50	MHz
	11	200	100	200	25	
Legacy	01	132	132	132	66	MHz
	11	132	132	132	33	

¹ The values in the table are specified at:
 $V_{DD} = 1.02 \text{ V to } 1.32 \text{ V}$
 $V_{DDE} = 3.0 \text{ V to } 3.6 \text{ V}$
 $V_{DDEH} = 4.5 \text{ V to } 5.5 \text{ V}$
 V_{DD33} and $V_{DDSYN} = 3.0 \text{ V to } 3.6 \text{ V}$
 $T_A = T_L \text{ to } T_H$.

Electrical characteristics

- ² Up to the maximum frequency rating of the device (refer to [Table 39](#)). The f_{sys} speed is the nominal maximum frequency. 270 Mhz parts allow for 264 Mhz system clock + 2% FM.
- ³ See the *PXR40 Reference Manual* for full description as not all bit combinations are valid.
- ⁴ EBI/Calibration bus is not available in all packages.
- ⁵ The EBI/Calibration Bus operating frequency, f_{ebi_cal} , depends on clock divider settings of block's max allowed frequency of operation. Normally $f_{ebi_cal} = f_{platf} / 2$, but can be limited to $< f_{platf} / 2$ in Full Mode.

Table 26. IPCLKDIV settings

SIU_SYSDIV [IPCLKDIV[0:1]]	Mode	Description
00	Enhanced	CPU frequency is doubled (Max 264Mhz). Platform, peripheral, and eTPU clocks are 1/2 of CPU frequency
01	Full	CPU and eTPU frequency is doubled (Max 200Mhz). Platform and peripheral clocks are 1/2 of CPU frequency.
10	—	Reserved
11	Legacy	CPU, eTPU, platform, and peripheral's clocks all run at same speed (Max 132Mhz).

Table 27. SYSCLKDIV settings

SIU_SYSDIV [SYSCLKDIV[0:1]]	Description
00	Divide by 2.
01	Divide by 4.
10	Divide by 8.
11	Divide by 16.

5.11.2 Pad AC specifications

Table 28. Pad AC specifications ($v_{ddeb} = 5.0\text{ V}$, $V_{DDE} = 3.3\text{ V}$)¹

Spec	Pad	SRC/DSC	Out Delay ^{2,4} L → H/H → L (ns)	Rise/Fall ^{3,4} (ns)	Load Drive (pF)
1	Medium ⁵	00	152/165	70/74	50
2			205/220	96/96	200
3		01	28/34	12/15	50
4			52/59	28/31	200
5		11	12/12	5.3/5.9	50
6			32/32	22/22	200

Table 28. Pad AC specifications ($V_{ddeb} = 5.0\text{ V}$, $V_{DDE} = 3.3\text{ V}$)¹ (continued)

Spec	Pad	SRC/DSC	Out Delay ^{2,4} L → H/H → L (ns)	Rise/Fall ^{3,4} (ns)	Load Drive (pF)
7	Fast ⁶	00	2.5	1.2	10
8		01			20
9		10			30
10		11			50
11	Fast with Slew Rate	00	40/40	16/16	50
12			50/50	21/21	200
13		01	13/13	5/5	50
14			19/19	8/8	200
15		10	8/8	2.4/2.4	50
16			12/12	5/5	200
17		11	5/5	1.1/1/1	50
18			8/8	2.6	2.6
19	Pull Up/Down (3.6 V max)	—	—	7500	50
20	Pull Up/Down (5.25 V max)	—	6000	5000/5000	50

¹ These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at $V_{DD} = 1.02\text{ V}$ to 1.32 V , $V_{DDE} = 3.0\text{ V}$ to 3.6 V , $V_{DDEH} = 4.75\text{ V}$ to 5.25 V , V_{DD33} and $V_{DDSYN} = 3.0\text{ V}$ to 3.6 V , $T_A = T_L$ to T_H .

² This parameter is supplied for reference and is not guaranteed by design and not tested.

³ This parameter is guaranteed by characterization before qualification rather than 100% tested.

⁴ Delay and rise/fall are measured to 20% or 80% of the respective signal.

⁵ Out delay is shown in Figure 9. Add a maximum of one system clock to the output delay for delay with respect to system clock.

⁶ Out delay is shown in Figure 9. Add a maximum of one system clock to the output delay for delay with respect to system clock.

Table 29. Derated pad AC specifications ($V_{DDEH} = 3.3\text{ V}$)¹

Spec	Pad	SRC/DSC	Out Delay ^{2,3} L → H/H → L (ns)	Rise/Fall ^{4,3} (ns)	Load Drive (pF)
1	Medium ⁵	00	200/210	86/86	50
2			270/285	120/120	200
3		01	37/45	15.5/19	50
4			69/82	38/43	200
5		11	18/17	7.6/8.5	50
6			46/49	30/34	200

¹ These are worst case values that are estimated from simulation and not tested. The values in the table are simulated at $V_{DD} = 1.08\text{ V}$ to 1.32 V , $V_{DDE} = 3.0\text{ V}$ to 3.6 V , $V_{DDEH} = 3.0\text{ V}$ to 3.6 V , V_{DD33} and $V_{DDSYN} = 3.0\text{ V}$ to 3.6 V , $T_A = T_L$ to T_H .

² This parameter is supplied for reference and is not guaranteed by design and not tested.

³ Delay and rise/fall are measured to 20% or 80% of the respective signal.

⁴ This parameter is guaranteed by characterization before qualification rather than 100% tested.

⁵ Out delay is shown in Figure 9. Add a maximum of one system clock to the output delay for delay with respect to system clock.




Figure 9. Pad output delay

5.12 AC timing

5.12.1 Generic timing diagrams

The generic timing diagrams in [Figure 10](#) and [Figure 11](#) apply to all I/O pins with pad types F and MH. See [4, Signal properties and muxing](#), for the pad type for each pin.




Figure 10. Generic output delay/hold timing




Figure 11. Generic input setup/hold timing

5.12.2 Reset and configuration pin timing

Table 30. Reset and configuration pin timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	$\overline{\text{RESET}}$ Pulse Width	t_{RPW}	10	—	t_{cyc}^2
2	$\overline{\text{RESET}}$ Glitch Detect Pulse Width	t_{GPW}	2	—	t_{cyc}^2
3	PLLCFG, BOOTCFG, WKPCFG Setup Time to $\overline{\text{RSTOUT}}$ Valid	t_{RCSU}	10	—	t_{cyc}^2
4	PLLCFG, BOOTCFG, WKPCFG Hold Time to $\overline{\text{RSTOUT}}$ Valid	t_{RCH}	0	—	t_{cyc}^2

¹ Reset timing specified at: $V_{\text{DDEH}} = 3.0 \text{ V to } 5.25 \text{ V}$, $V_{\text{DD}} = 1.08 \text{ V to } 1.32 \text{ V}$, $T_{\text{A}} = T_{\text{L}}$ to T_{H} .

² See Notes on t_{cyc} on Figure 8 and Table 25 in Section 5.11.1 Clocking.




Figure 12. Reset and configuration pin timing

5.12.3 IEEE 1149.1 interface timing

Table 31. JTAG pin AC electrical characteristics¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	TCK Cycle Time	t_{JCYC}	100	—	ns
2	TCK Clock Pulse Width (Measured at $V_{\text{DDE}} / 2$)	t_{JDC}	40	60	ns
3	TCK Rise and Fall Times (40%–70%)	t_{TCKRISE}	—	3	ns
4	TMS, TDI Data Setup Time	$t_{\text{TMSS}}, t_{\text{TDIS}}$	5	—	ns
5	TMS, TDI Data Hold Time	$t_{\text{TMSH}}, t_{\text{TDIH}}$	25	—	ns
6	TCK Low to TDO Data Valid	t_{TDOV}	—	10	ns

Table 31. JTAG pin AC electrical characteristics¹ (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
7	TCK Low to TDO Data Invalid	t_{TDOI}	0	—	ns
8	TCK Low to TDO High Impedance	t_{TDOHZ}	—	20	ns
9	JCOMP Assertion Time	t_{JCMPPW}	100	—	ns
10	JCOMP Setup Time to TCK Low	t_{JCMPST}	40	—	ns
11	TCK Falling Edge to Output Valid	t_{BSDV}	—	50	ns
12	TCK Falling Edge to Output Valid out of High Impedance	t_{BSDVZ}	—	50	ns
13	TCK Falling Edge to Output High Impedance	t_{BSDHZ}	—	50	ns
14	Boundary Scan Input Valid to TCK Rising Edge	t_{BSDST}	50	—	ns
15	TCK Rising Edge to Boundary Scan Input Invalid	t_{BSDHT}	50	—	ns

¹ JTAG timing specified at $V_{DD} = 1.08\text{ V to }1.32\text{ V}$, $V_{DDE} = 3.0\text{ V to }3.6\text{ V}$, V_{DD33} and $V_{DDSYN} = 3.0\text{ V to }3.6\text{ V}$, $T_A = T_L$ to T_H , and $C_L = 30\text{ pF}$ with DSC = 0b10, SRC = 0b00. These specifications apply to JTAG boundary scan only. See Table 32 for functional specifications.




Figure 13. JTAG test clock input timing




Figure 14. JTAG Test Access Port (TAP) timing




Figure 15. JTAG JCOMP timing




Figure 16. JTAG boundary scan timing

5.12.4 Nexus timing

Table 32. Nexus debug port timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	MCKO Cycle Time	t_{MCYC}	2 ²	8	t_{CYC}^3
2	MCKO Duty Cycle	t_{MDC}	40	60	%
3	MCKO Low to MDO Data Valid ⁴	t_{MDOV}	-0.1	0.2	t_{MCYC}
4	MCKO Low to \overline{MSEO} Data Valid ⁴	t_{MSEOV}	-0.1	0.2	t_{MCYC}
5	MCKO Low to $\overline{EVT0}$ Data Valid ⁴	t_{EVT0V}	-0.1	0.2	t_{MCYC}
6	\overline{EVTI} Pulse Width	t_{EVTIPW}	4.0	—	t_{TCYC}^3
7	$\overline{EVT0}$ Pulse Width	t_{EVT0PW}	1	—	t_{MCYC}
8	TCK Cycle Time	t_{TCYC}	4 ⁵	—	t_{CYC}^3
9	TCK Duty Cycle	t_{TDC}	40	60	%

Table 32. Nexus debug port timing¹ (continued)

Spec	Characteristic	Symbol	Min	Max	Unit
10	TDI, TMS Data Setup Time	t_{NTDIS} , t_{NTMSS}	8	—	ns
11	TDI, TMS Data Hold Time	T_{NTDIH} , t_{NTMSH}	5	—	ns
12	TCK Low to TDO Data Valid	t_{NTDOV}	0	10	ns
13	\overline{RDY} Valid to MCKO ⁶	—	—	—	—

¹ All Nexus timing relative to MCKO is measured from 50% of MCKO and 50% of the respective signal. Nexus timing specified at $V_{DD} = 1.08\text{ V to }1.32\text{ V}$, $V_{DDE} = 3.0\text{ V to }3.6\text{ V}$, V_{DD33} and $V_{DPSYN} = 3.0\text{ V to }3.6\text{ V}$, $T_A = T_L$ to T_H , and $C_L = 30\text{ pF}$ with $DSC = 0b10$.

² The Nexus AUX port runs up to 82 MHz (pending characterization). Set NPC_PCR[MKCO_DIV] to correct division depending on the system frequency, not to exceed maximum Nexus AUX port frequency.

³ See Notes on t_{cyc} on Figure 13 and Table 25 in Section Section 5.11.1 Clocking.

⁴ MDO, \overline{MSEO} , and \overline{EVTO} data is held valid until next MCKO low cycle.

⁵ Lower frequency is required to be fully compliant to standard.

⁶ The \overline{RDY} pin timing is asynchronous to MCKO. The timing is guaranteed by design to function correctly.




Figure 17. Nexus timings




Figure 18. Nexus TCK, TDI, TMS, TDO timing

5.12.5 External Bus Interface (EBI) timing

Table 33. Bus operation timing ¹

Spec	Characteristic	Symbol	66 MHz (Ext. Bus Freq) ^{2 3}		Unit	Notes
			Min	Max		
1	D_CLKOUT Period	t_C	15.2	—	ns	Signals are measured at 50% V_{DDE} .
2	D_CLKOUT Duty Cycle	t_{CDC}	45%	55%	t_C	
3	D_CLKOUT Rise Time	t_{CRT}	—	— ⁴	ns	
4	D_CLKOUT Fall Time	t_{CFT}	—	— ⁴	ns	
5	D_CLKOUT Posedge to Output Signal Invalid or High Z (Hold Time) D_ADD[9:30] D_BDIP D_CS[0:3] D_DAT[0:15] D_OE D_RD_WR D_TA D_TS D_WE[0:3]/D_BE[0:3]	t_{COH}	1.0/1.5	—	ns	Hold time selectable via SIU_ECCR[EBTS] bit: EBTS = 0: 1.0 ns EBTS = 1: 1.5 ns
6	D_CLKOUT Posedge to Output Signal Valid (Output Delay) D_ADD[9:30] D_BDIP D_CS[0:3] D_DAT[0:15] D_OE D_RD_WR D_TA D_TS D_WE[0:3]/D_BE[0:3]	t_{COV}	—	7.0/7.5	ns	Output valid time selectable via SIU_ECCR[EBTS] bit: EBTS = 0: 7.0 ns EBTS = 1: 7.5 ns

Table 33. Bus operation timing ¹ (continued)

Spec	Characteristic	Symbol	66 MHz (Ext. Bus Freq) ^{2 3}		Unit	Notes
			Min	Max		
7	Input Signal Valid to D_CLKOUT Posedge (Setup Time) D_ADD[9:30] D_DAT[0:15] D_RD_WR D_TA D_TS	t_{CIS}	5.0/4.5	—	ns	Input setup time selectable via SIU_ECCR[EBTS] bit: EBTS = 0; 5.0ns EBTS = 1; 4.5ns
8	D_CLKOUT Posedge to Input Signal Invalid (Hold Time) D_ADD[9:30] D_DAT[0:15] D_RD_WR D_TA D_TS	t_{CIH}	1.0	—	ns	
9	D_ALE Pulse Width	t_{APW}	6.5	—	ns	The timing is for Asynchronous external memory system.
10	D_ALE Negated to Address Invalid	t_{AAI}	2.0/1.0 ⁵	—	ns	The timing is for Asynchronous external memory system. ALE is measured at 50% of VDDE.

¹ EBI timing specified at $V_{DD} = 1.08\text{ V to }1.32\text{ V}$, $V_{DDE} = 3.0\text{ V to }3.6\text{ V}$, V_{DD33} and $V_{DDSYN} = 3.0\text{ V to }3.6\text{ V}$, $T_A = T_L$ to T_H , and $C_L = 30\text{ pF}$ with DSC = 0b10.

² Speed is the nominal maximum frequency. Max speed is the maximum speed allowed including frequency modulation (FM). 270 MHz parts allow for 264 MHz system clock + 2% FM.

³ Depending on the internal bus speed, set the SIU_ECCR[EBDF] bits correctly not to exceed maximum external bus frequency. The maximum external bus frequency is 66 MHz.

⁴ Refer to Fast pad timing in [Table 28](#) and [Table 29](#).

⁵ ALE hold time spec is temperature dependant. 1.0 ns spec applies for temperature range -40 to 0 °C. 2.0 ns spec applies to temperatures > 0 °C. This spec has no dependency on SIU_ECCR[EBTS] bit.




Figure 19. D_CLKOUT timing




Figure 20. Synchronous output timing




Figure 21. Synchronous input timing




Figure 22. ALE signal timing

5.12.6 External interrupt timing (IRQ pin)

Table 34. External interrupt timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	IRQ Pulse Width Low	t_{IPWL}	3	—	t_{cyc}^2
2	IRQ Pulse Width High	t_{IPWH}	3	—	t_{cyc}^2
3	IRQ Edge to Edge Time ³	t_{ICYC}	6	—	t_{cyc}^2

¹ IRQ timing specified at $V_{DD} = 1.08\text{ V to }1.32\text{ V}$, $V_{DDEH} = 3.0\text{ V to }5.5\text{ V}$, V_{DD33} and $V_{DDSYN} = 3.0\text{ V to }3.6\text{ V}$, $T_A = T_L$ to T_H .

² See Notes on t_{cyc} on Figure 8 and Table 25 in Section 5.11.1 Clocking.

³ Applies when IRQ pins are configured for rising edge or falling edge events, but not both.




Figure 23. External interrupt timing

5.12.7 eTPU timing

Table 35. eTPU timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	eTPU Input Channel Pulse Width	t_{ICPW}	4	—	t_{cyc}^2
2	eTPU Output Channel Pulse Width	t_{OCPW}	1 ³	—	t_{cyc}^2

¹ eTPU timing specified at $V_{DD} = 1.08\text{ V to }1.32\text{ V}$, $V_{DDEH} = 3.0\text{ V to }5.5\text{ V}$, V_{DD33} and $V_{DDSYN} = 3.0\text{ V to }3.6\text{ V}$, $T_A = T_L$ to T_H , and $C_L = 200\text{ pF}$ with $SRC = 0b00$.

² See Notes on t_{cyc} on Figure 8 and Table 25 in Section 5.11.1 Clocking.

³ This specification does not include the rise and fall times. When calculating the minimum eTPU pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).




Figure 24. eTPU timing

5.12.8 eMIOS timing

Table 36. eMIOS timing¹

Spec	Characteristic	Symbol	Min	Max	Unit
1	eMIOS Input Pulse Width	t_{MIPW}	4	—	t_{cyc}^2
2	eMIOS Output Pulse Width	t_{MOPW}	1 ³	—	t_{cyc}^2

¹ eMIOS timing specified at $V_{DD} = 1.08\text{ V to }1.32\text{ V}$, $V_{DDEH} = 3.0\text{ V to }5.5\text{ V}$, V_{DD33} and $V_{DDSYN} = 3.0\text{ V to }3.6\text{ V}$, $T_A = T_L$ to T_H , and $C_L = 50\text{ pF}$ with $SRC = 0b00$.

² See Notes on t_{cyc} on Figure 8 and Table 25 in Section 5.11.1 Clocking.

³ This specification does not include the rise and fall times. When calculating the minimum eMIOS pulse width, include the rise and fall times defined in the slew rate control fields (SRC) of the pad configuration registers (PCR).

Electrical characteristics




Figure 25. eMIOS timing

5.12.9 DSPI timing

Table 37. DSPI timing^{1 2}

Spec	Characteristic	Symbol	Peripheral Bus Freq: 132 MHz		Unit
			Min	Max	
1	DSPI Cycle Time ^{3, 4} Master (MTFE = 0) Slave (MTFE = 0) Master (MTFE = 1) Slave (MTFE = 1)	t_{SCK}	$t_{SYS} * 2$	$t_{SYS} * 32768 * 7$	ns
2	PCS to SCK Delay ⁵	t_{CSC}	12	—	ns
3	After SCK Delay ⁶ Master mode Slave mode	t_{ASC}	$t_{SYS} * 2$ $t_{SYS} * 3 -$ constraints ⁷	—	ns
4	SCK Duty Cycle	t_{SDC}	$0.33 * t_{SCK}$	$0.66 * t_{SCK}$	ns
5	Slave Access Time (\overline{SS} active to SOUT valid)	t_A	—	25	ns
6	Slave SOUT Disable Time (\overline{SS} inactive to SOUT High-Z or invalid)	t_{DIS}	—	25	ns
7	PCSx to \overline{PCSS} time	t_{PCSC}	$t_{SYS} * 2$	$t_{SYS} * 7$	ns
8	\overline{PCSS} to PCSx time	t_{PASC}	$t_{SYS} * 2$	$t_{SYS} * 7$	ns

Table 37. DSPI timing^{1, 2} (continued)

Spec	Characteristic	Symbol	Peripheral Bus Freq: 132 MHz		Unit
			Min	Max	
9	Data Setup Time for Inputs	t_{SUI}			
	Master (MTFE = 0)		20	—	ns
	Slave		4	—	ns
	Master (MTFE = 1, CPHA = 0) ⁸		6	—	ns
	Master (MTFE = 1, CPHA = 1)		20	—	ns
10	Data Hold Time for Inputs	t_{HI}			
	Master (MTFE = 0)		-3	—	ns
	Slave		7	—	ns
	Master (MTFE = 1, CPHA = 0) ⁸		12	—	ns
	Master (MTFE = 1, CPHA = 1)		-3	—	ns
11	Data Valid (after SCK edge)	t_{SUO}			
	Master (MTFE = 0)		—	5	ns
	Slave		—	25	ns
	Master (MTFE = 1, CPHA = 0)		—	13	ns
	Master (MTFE = 1, CPHA = 1)		—	5	ns
12	Data Hold Time for Outputs	t_{HO}			
	Master (MTFE = 0)		-5	—	ns
	Slave		2.5	—	ns
	Master (MTFE = 1, CPHA = 0)		3	—	ns
	Master (MTFE = 1, CPHA = 1)		-5	—	ns

¹ DSPI timing specified at $V_{DD} = 1.08\text{ V to }1.32\text{ V}$, $V_{DDEH} = 3.0\text{ V to }5.5\text{ V}$, V_{DD33} and $V_{DDSYN} = 3.0\text{ V to }3.6\text{ V}$, and $T_A = T_L$ to T_H

² Speed is the nominal maximum frequency of platform clock (f_{platt}). Max speed is the maximum speed allowed including frequency modulation (FM). 270 MHz parts allow for 264 Mhz for system core clock (f_{sys}) + 2% FM.

³ The minimum DSPI Cycle Time restricts the baud rate selection for given system clock rate. These numbers are calculated based on two devices communicating over a DSPI link.

⁴ The actual minimum SCK cycle time is limited by pad performance.

⁵ The maximum value is programmable in DSPI_CTAR n [PSSCK] and DSPI_CTAR n [CSSCK].

⁶ The maximum value is programmable in DSPI_CTAR n [PASC] and DSPI_CTAR n [ASC].

⁷ For example, external master should start SCK clock not earlier than 3 system clock periods after assertion SS

⁸ This number is calculated assuming the SMPL_PT bitfield in DSPI_MCR is set to 0b10.

The DSPI in this device can be configured to serialize data to an external device that implements the Microsecond Bus protocol. DSPI pins support 5 V logic levels or Low Voltage Differential Signalling (LVDS) for data and clock signals to improve high speed operation.

Table 38. DSPI LVDS timing^{1, 2}

Characteristic	Symbol	Min	Max	Unit
LVDS Clock to Data/Chip Select Outputs	$t_{LVDSDATA}$	$-0.25 \times t_{SCYC}$	$+0.25 \times t_{SCYC}$	ns

¹ These are typical values that are estimated from simulation.

² See DSPI LVDS Pad related data in [Table 14](#).




Figure 26. DSPI classic SPI timing — Master, CPHA = 0




Figure 27. DSPI classic SPI timing — Master, CPHA = 1




Figure 28. DSPI classic SPI timing — Slave, CPHA = 0




Figure 29. DSPI classic SPI timing — Slave, CPHA = 1




Figure 30. DSPI modified transfer format timing — Master, CPHA = 0




Figure 31. DSPI modified transfer format timing — Master, CPHA = 1




Figure 32. DSPI modified transfer format timing — Slave, CPHA = 0




Figure 33. DSPI modified transfer format timing — Slave, CPHA = 1





Figure 34. DSPI PCS strobe (\overline{PCSS}) timing

6 Ordering information

6.1 Orderable parts

Figure 35 and Table 39 describe and list the orderable part numbers for the PXR40.



Qualification status

P = Pre-qualification (engineering samples)
 M = Fully spec. qualified, general market flow
 S = Fully spec. qualified, automotive flow

Family

D = Display Graphics
 N = Connectivity/Network
 R = Performance/Real Time Control
 S = Safety

Flash Memory Size

30 = 3 MB
 40 = 4 MB

Temperature range

V = -40 °C to 105 °C
 (ambient)

Package identifier

VU = 416 PBGA

Operating frequency

1 = 150 MHz
 2 = 180 MHz

Tape and reel status

R = Tape and reel
 (blank) = Trays

Note: Not all options are available on all devices. See Table 39 for more information.

Figure 35. PXR40 orderable part number description

Table 39. PXR40 orderable part number summary

Part number	Flash/SRAM	Package	Speed (MHz)
MPXR4030VVU264	3 MB / 192 KB	416 PBGA (27 mm x 27 mm)	264
MPXR4040VVU264	4 MB / 256 KB	416 PBGA (27 mm x 27 mm)	264

Package information

NOTES:

1. ALL DIMENSIONS IN MILLIMETERS.
2. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
3. MAXIMUM SOLDER BALL DIAMETER MEASURED PARALLEL TO DATUM A.
4. DATUM A, THE SEATING PLANE, IS DETERMINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS.

© FREESCALE SEMICONDUCTOR, INC. ALL RIGHTS RESERVED.		MECHANICAL OUTLINE		PRINT VERSION NOT TO SCALE	
TITLE: 416 I/O, PBGA 27 X 27 PKG, 1 MM PITCH (OMPAC)	DOCUMENT NO: 98ARE10523D			REV: A	
	CASE NUMBER: 1494-01			13 JUL 2005	
	STANDARD: JEDEC MS-034 AAL-1				

Figure 37. 416 TEPBGA package (2 of 2)

8 Product documentation

This data sheet is labeled as a particular type: Product Preview, Advance Information, or Technical Data. Definitions of these types are available at: <http://www.freescale.com>.

The following documents are required for a complete description of the device and are necessary to design properly with the parts:

- *PXR40 Microprocessor Reference Manual* (document number PXR40RM).

9 Revision history

Table 40 describes the changes made to this document between revisions.

Table 40. Revision history

Revision	Date	Description of Changes
1	September 2011	Initial release: Technical Data

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

<http://www.freescale.com/support>

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH
Technical Information Center
Schatzbogen 7
81829 Muenchen, Germany
+44 1296 380 456 (English)
+46 8 52200080 (English)
+49 89 92103 559 (German)
+33 1 69 35 48 48 (French)
www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd.
Headquarters
ARCO Tower 15F
1-8-1, Shimo-Meguro, Meguro-ku,
Tokyo 153-0064
Japan
0120 191014 or +81 3 5437 9125
support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd.
Exchange Building 23F
No. 118 Jianguo Road
Chaoyang District
Beijing 100022
China
+86 10 5879 8000
support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see <http://www.freescale.com> or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to <http://www.freescale.com/epp>.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks and service marks licensed by Power.org
© Freescale Semiconductor, Inc. 2011. All rights reserved.