



# Heterojunction Bipolar Transistor Technology (InGaP HBT)


## WLAN Power Amplifier

Designed for 802.11a applications with frequencies from 4900 to 5900 MHz.

- 23 dBm P1dB CW @ 5.25 GHz
- Power Gain— 24 dB Typical @ f = 5.25 GHz, Class AB
- EVM —  $\leq 3\%$  @  $P_{out} = 18$  dBm @ PAE = 10% under OFDM, 64 QAM, 54 Mbps
- High Gain, High Efficiency and High Linearity
- RoHS Compliant
- In Tape and Reel. R2 Suffix = 1,500 Units per 12 mm, 7 inch Reel.

**MMG5004NR2**

**4.9–5.9 GHz, 24 dB, 23 dBm  
802.11a WLAN POWER AMPLIFIER  
InGaP HBT**



**CASE 1483-01  
QFN 3x3**

**Table 1. Maximum Ratings**

Rating	Symbol	Value	Unit
Collector Supply	$V_{CC}$	5	V
Base Supply First Stage	$V_{B1}$	5	V
Base Supply Second Stage	$V_{B2}$	5	V
Base Supply Third Stage	$V_{B3}$	5	V
Detector Bias Supply	$V_{BIAS}$	5	V
Quiescent Current	$I_{DC}$	130	mA

**Table 2. Thermal Characteristics**

Characteristic	Symbol	Value	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	64 (1)	$^{\circ}C/W$
Case Operating Temperature Range	$T_C$	-40 to +85	$^{\circ}C$
Storage Temperature Range	$T_{stg}$	-55 to +150	$^{\circ}C$

**Table 3. ESD Protection Characteristics**

Test Methodology	Class
Human Body Model (per JESD22-A114)	1A (Minimum)
Machine Model (per EIA/JESD22-A115)	A (Minimum)
Charge Device Model (per JESD22-C101)	III (Minimum)

1. Refer to AN1955, *Thermal Measurement Methodology of RF Power Amplifiers*. Go to <http://www.freescale.com/rf>. Select Documentation/Application Notes - AN1955.

ARCHIVE INFORMATION

ARCHIVE INFORMATION

**Table 4. Moisture Sensitivity Level**


Test Methodology	Rating	Package Peak Temperature	Unit
Per JESD 22-A113, IPC/JEDEC J-STD-020	1	260	°C


**Table 5. Electrical Characteristics** ( $T_A = 25^\circ\text{C}$  unless otherwise noted.)  $V_{CC} = 3.3\text{ Vdc}$ ,  $V_{B1}, V_{B2}, V_{B3} = 2.8\text{ Vdc}$ ,  $V_{BIAS} = 3\text{ Vdc}$ ,  $I_{CQ} = 105\text{ mA}$ ,  $f = 5250\text{ MHz}$ 

Characteristic	Symbol	Min	Typ	Max	Unit
Output Power at 1dB Compression, CW	P1dB	—	23	—	dBm
Power Gain ( $P_{out} = 18\text{ dBm}$ , OFDM, 64 QAM, 54 Mbps)	$G_p$	—	24	—	dB
Error Vector Magnitude ( $P_{out} = 18\text{ dBm}$ , OFDM, 64 QAM, 54 Mbps)	EVM	—	3	—	%
Total Current ( $P_{out} = 18\text{ dBm}$ , OFDM, 64 QAM, 54 Mbps)	$I_{Ctotal}$	—	200	—	mA
Quiescent Current	$I_{CQ}$	—	105	—	mA
Bias Control Reference Current ( $I_{CQ} = 105\text{ mA}$ )	$I_{ref}$	—	7	—	mA
Gain Flatness (Over 100 MHz)	$G_F$	—	$\pm 0.2$	—	dB
Gain Variation over Temperature ( $-40$ to $85^\circ\text{C}$ )	—	—	$\pm 1$	—	dB
Input Return Loss	IRL	—	-15	—	dB
Reverse Isolation	—	—	-40	—	dB
Second Harmonic ( $P_{out} = 18\text{ dBm}$ , OFDM, 64 QAM, 54 Mbps)	—	—	-50	—	dBc
Third Harmonic ( $P_{out} = 18\text{ dBm}$ , OFDM, 64 QAM, 54 Mbps)	—	—	-50	—	dBc
Ramp-On Time (10-90%)	$t_{ON}$	—	100	—	ns

**Table 6. Functional Pin Description**

Name	Pin Number	Description
V <sub>CC1</sub>	1	Power supply for first stage amplifier.
V <sub>B1</sub>	2	Bias current control voltage for the first stage. The V <sub>B1</sub> pin can be combined with V <sub>B2</sub> and V <sub>B3</sub> into a single current control voltage (V <sub>BC</sub> ).
RF <sub>IN</sub>	3	RF input for the power amplifier. This pin is DC-shortened to GND and AC-coupled to the transistor base of the first stage.
V <sub>BIAS</sub>	5	Detector bias voltage supply.
V <sub>REF</sub>	6	Detector output voltage reference. V <sub>out</sub> - V <sub>REF</sub> is useful for tracking detector performance over temperature.
V <sub>OUT</sub>	7	Detector output voltage.
RF <sub>OUT</sub>	8, 9	RF output for the power amplifier. This pin is DC-coupled and requires a DC-blocking capacitor.
V <sub>CC3</sub>	8, 9	Power supply for third stage amplifier.
V <sub>B2</sub>	10	Bias current control voltage for the second stage. The V <sub>B2</sub> pin can be combined with V <sub>B1</sub> and V <sub>B3</sub> into a single current control voltage (V <sub>BC</sub> ).
V <sub>CC2</sub>	11	Power supply for second stage amplifier.
V <sub>B3</sub>	12	Bias current control voltage for third stage. The V <sub>B3</sub> pin can be combined with V <sub>B1</sub> and V <sub>B2</sub> into a single current control voltage (V <sub>BC</sub> ).
GND	Center Metal	The center metal base of the QFN 3x3 package provides both DC/RF ground as well as heat sink for the power amplifier.






- Z1     0.010" x 0.556" Microstrip
- Z2     0.010" x 0.405" Microstrip
- Z3     0.010" x 0.106" Microstrip
- Z4     0.004" x 0.330" Microstrip
- PCB    Getek ML200M, 0.005",  $\epsilon_r = 3.8$

**Figure 2. MMG5004NR2 Test Circuit Schematic**

**Table 7. MM5004NR2 Test Circuit Component Designations and Values**

Part	Description	Part Number	Manufacturer
C1, C3, C5	100 pF Chip Capacitors	08055A101FAT2A	AVX
C2, C4, C6	1 $\mu$ F Chip Capacitors	12065A105JAT2A	AVX
C7, C8, C9	27 pF Chip Capacitors	06035A270FAT2A	AVX
C10	0.7 pF Chip Capacitor	04025J0R788W	AVX
C11	22 pF Chip Capacitor	06035A220FAT2A	AVX



Freescle has begun the transition of marking Printed Circuit Boards (PCBs) with the Freescle Semiconductor signature/logo. PCBs may have either Motorola or Freescle markings during the transition period. These changes will have no impact on form, fit or function of the current product.

**Figure 3. MMG5004NR2 Test Circuit Component Layout**

## TYPICAL CHARACTERISTICS




Figure 4. Power Gain versus Output Power




Figure 5. Error Vector Magnitude versus Output Power




Figure 6. Power Added Efficiency versus Output Power




Figure 7. Total Current versus Output Power




Figure 8. Detector Output Voltage versus Output Power




Figure 9. Small Signal Gain (S21) versus Frequency

## TYPICAL CHARACTERISTICS




Figure 10. Input Return Loss (S11) versus Frequency




Figure 11. Reverse Transconductance Isolation (S12) versus Frequency





Figure 12. Output Return Loss (S22) versus Frequency

ARCHIVE INFORMATION


ARCHIVE INFORMATION



- NOTES:
- 1. DIMENSION **b** APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.20 AND 0.25 MM FROM TERMINAL TIP.
  - 2. **N** IS THE NUMBER OF TERMINALS (12). **N<sub>x</sub>** IS THE NUMBER OF TERMINALS IN X-DIRECTION AND **N<sub>y</sub>** IS THE NUMBER OF TERMINALS IN Y-DIRECTION.
  - 3. ALL DIMENSIONS ARE IN MILLIMETERS.

DIM	MIN	NOM	MAX
<b>A</b>		3.00 BSC	
<b>B</b>		3.00 BSC	
<b>C</b>	-	0.85	1.00
<b>D</b>	0.24	0.42	0.60
<b>E</b>	SEE EXPOSED PAD		
<b>F</b>	SEE EXPOSED PAD		
<b>b</b>	0.18	0.23	0.30
<b>e</b>	0.50 BSC		
<b>N<sub>x</sub></b>	3		
<b>N<sub>y</sub></b>	3		

SYMBOLS	E			F		
	MIN	NOM	MAX	MIN	NOM	MAX
EXPOSED PAD	1.15	1.30	1.45	1.15	1.30	1.45




STANDARD


DETAIL "A" - PIN #1 ID AND TIE BAR MARK OPTION

Figure 13. MMG5004NR2 Specific Mechanical Outline Information






**DETAIL N**  
PREFERRED CORNER CONFIGURATION







**DETAIL N**  
CORNER CONFIGURATION



**DETAIL G**  
VIEW ROTATED 90° CW

**CASE 1483-01**  
**ISSUE A**  
**QFN 3x3**

(continued)



CASE 1483-01  
ISSUE A  
QFN 3x3

**How to Reach Us:**

**Home Page:**  
www.freescale.com

**E-mail:**  
support@freescale.com

**USA/Europe or Locations Not Listed:**  
Freescale Semiconductor  
Technical Information Center, CH370  
1300 N. Alma School Road  
Chandler, Arizona 85224  
+1-800-521-6274 or +1-480-768-2130  
support@freescale.com

**Europe, Middle East, and Africa:**  
Freescale Halbleiter Deutschland GmbH  
Technical Information Center  
Schatzbogen 7  
81829 Muenchen, Germany  
+44 1296 380 456 (English)  
+46 8 52200080 (English)  
+49 89 92103 559 (German)  
+33 1 69 35 48 48 (French)  
support@freescale.com

**Japan:**  
Freescale Semiconductor Japan Ltd.  
Headquarters  
ARCO Tower 15F  
1-8-1, Shimo-Meguro, Meguro-ku,  
Tokyo 153-0064  
Japan  
0120 191014 or +81 3 5437 9125  
support.japan@freescale.com

**Asia/Pacific:**  
Freescale Semiconductor Hong Kong Ltd.  
Technical Information Center  
2 Dai King Street  
Tai Po Industrial Estate  
Tai Po, N.T., Hong Kong  
+800 2666 8080  
support.asia@freescale.com

**For Literature Requests Only:**  
Freescale Semiconductor Literature Distribution Center  
P.O. Box 5405  
Denver, Colorado 80217  
1-800-441-2447 or 303-675-2140  
Fax: 303-675-2150  
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

Freescale™ and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.  
© Freescale Semiconductor, Inc. 2006, 2008. All rights reserved.