November 2001 Revised November 2001

74ALVC162244

Low Voltage 16-Bit Buffer/Line Driver with 3.6V Tolerant Inputs and Outputs and 26 Ω Series Resistor in Outputs

General Description

The ALVC162244 contains sixteen non-inverting buffers with 3-STATE outputs to be employed as a memory and address driver, clock driver, or bus oriented transmitter/ receiver. The device is nibble (4-bit) controlled. Each nibble has separate 3-STATE control inputs which can be shorted together for full 16-bit operation.

The 74ALVC162244 is designed for low voltage (1.65V to 3.6V) V $_{CC}$ applications with I/O capability up to 3.6V. The 74ALVC162244 is also designed with 26Ω series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters.

The 74ALVC162244 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.

Features

- \blacksquare 1.65V to 3.6V $\rm V_{CC}$ supply operation
- 3.6V tolerant inputs and outputs
- \blacksquare 26 Ω series resistors in outputs
- t_{PD}

3.8 ns max for 3.0V to 3.6V V $_{\rm CC}$ 4.3 ns max for 2.3V to 2.7V V $_{\rm CC}$ 7.6 ns max for 1.65V to 1.95V V $_{\rm CC}$

- Power-off high impedance inputs and outputs
- Supports live insertion and withdrawal
- Uses patented noise/EMI reduction circuitry
- Latchup conforms to JEDEC JED78
- ESD performance:

Human body model > 2000V Machine model > 200V

■ Also packaged in plastic Fine-Pitch Ball Grid Array (FBGA)

Note 1: To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pull-up resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.


Ordering Code:

Order Number	Package Number	Package Description
74ALVC162244GX (Note 2)		54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide [TAPE and REEL]
74ALVC162244T (Note 3)	MTD48	48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide

Note 2: BGA package available in Tape and Reel only.

Note 3: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

Logic Symbol




Connection Diagrams

Pin Assignment for TSSOP

	.9	
ŌĒ₁ —		48 — OE ₂
00 —	2	47 -10
o ₁ —	3	46 -1
GND —	4	45 — GND
o ₂ —	5	44 -12
03 —	6	43 — I ₃
v _{cc} —	7	42 - V _{CC}
04 —	8	41 -14
o ₅ —	9	40 - 15
GND —	10	39 — GND
o ₆ —	11	38 — 16
07 —	12	37 — I ₇
o ₈ —	13	36 — I ₈
0 ₉ —	14	35 — I ₉
GND —	15	34 — GND
o ₁₀ —	16	33 — I ₁₀
O _{1 1} —	17	32 - 111
v _{cc} —	18	3 1 — V _{CC}
O _{1 2} —	19	30 - 12
o ₁₃ —	20	29 - 13
GND —	21	28 — GND
014	22	27 - 114
o ₁₅ —	23	26 - 15
ŌE ₄ —	24	25 — OE ₃

Pin Assignment for FBGA



(Top Thru View)

Pin Descriptions

Pin Names	Description
ŌĒn	Output Enable Input (Active LOW)
I ₀ -I ₁₅	Inputs
O ₀ -O ₁₅	Outputs
NC	No Connect

FBGA Pin Assignments

	1	2	3	4	5	6
Α	O ₀	NC	OE ₁	OE ₂	NC	I_0
В	O ₂	O ₁	NC	NC	I ₁	l ₂
С	O ₄	O ₃	V _{CC}	V _{CC}	l ₃	I ₄
D	O ₆	O ₅	GND	GND	I ₅	I ₆
E	O ₈	O ₇	GND	GND	I ₇	I ₈
F	O ₁₀	O ₉	GND	GND	I ₉	I ₁₀
G	O ₁₂	O ₁₁	V _{CC}	V _{CC}	I ₁₁	I ₁₂
Н	O ₁₄	O ₁₃	NC	NC	I ₁₃	I ₁₄
J	O ₁₅	NC	ŌE ₄	ŌE ₃	NC	I ₁₅

Truth Tables

Inp	outs	Outputs
OE ₁	I ₀ –I ₃	O ₀ -O ₃
L	L	L
L	Н	Н
Н	Χ	Z

Inp	outs	Outputs
OE ₂	I ₄ –I ₇	04-07
L	L	L
L	Н	Н
Н	Χ	Z

Inp	outs	Outputs
ŌE ₃	I ₈ -I ₁₁	O ₈ -O ₁₁
L	L.	L
L	Н	Н
н	X	Z

Inp	outs	Outputs
ŌE₄	I ₁₂ -I ₁₅	O ₁₂ -O ₁₅
L	L	L
L	Н	Н
Н	X	Z


H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial (HIGH or LOW, inputs may not float)
Z = High Impedance

Functional Description

The 74ALVC162244 contains sixteen non-inverting buffers with 3-STATE outputs. The device is nibble (4 bits) controlled with each nibble functioning identically, but independent of each other. The control pins may be shorted together to obtain full 16-bit operation. The 3-STATE out-

puts are controlled by an Output Enable (\overline{OE}_n) input. When \overline{OE}_n is LOW, the outputs are in the 2-state mode. When \overline{OE}_n is HIGH, the standard outputs are in the high impedance mode but this does not interfere with entering new data into the inputs.

Logic Diagram



Absolute Maximum Ratings(Note 4)

 $\label{eq:supply Voltage VCC} \begin{tabular}{lll} Supply Voltage (V_{CC}) & -0.5V to +4.6V \\ DC Input Voltage (V_I) & -0.5V to 4.6V \\ \end{tabular}$

Output Voltage (V_O) (Note 5) $-0.5V \text{ to V}_{CC} +0.5V$

DC Input Diode Current (I_{IK})

 $V_I < 0V$ -50 mA

DC Output Diode Current (I_{OK})

 $V_O < 0V$ –50 mA

DC Output Source/Sink Current

 (I_{OH}/I_{OL}) ±50 mA

DC V_{CC} or GND Current per

Supply Pin (I $_{CC}$ or GND) ± 100 mA

Storage Temperature Range (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

Recommended Operating Conditions (Note 6)

Power Supply

Free Air Operating Temperature (T_A) Minimum Input Edge Rate ($\Delta t/\Delta V$)

 $V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$ 10 r

Note 4: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 5: I_O Absolute Maximum Rating must be observed.

Note 6: Floating or unused control inputs must be held HIGH or LOW.

DC Electrical Characteristics

Symbol	Parameter	Conditions	V _{CC} (V)	Min	Max	Units
V _{IH}	HIGH Level Input Voltage		1.65 - 1.95	0.65 x V _{CC}		
			2.3 - 2.7	1.7		V
			2.7 - 3.6	2.0		
V _{IL}	LOW Level Input Voltage		1.65 - 1.95		0.35 x V _{CC}	
			2.3 - 2.7		0.7	V
			2.7 - 3.6		0.8	
V _{OH}	HIGH Level Output Voltage	$I_{OH} = -100 \mu A$	1.65 - 3.6	V _{CC} - 0.2		
		$I_{OH} = -2 \text{ mA}$	1.65	1.2		
		$I_{OH} = -4 \text{ mA}$	2.3	1.9		
		I _{OH} = -6 mA	2.3	1.7		V
			3	2.4		
		$I_{OH} = -8 \text{ mA}$	2.7	2		
		I _{OH} = -12 mA	3.0	2		
V _{OL}	LOW Level Output Voltage	I _{OL} = 100 μA	1.65 - 3.6		0.2	
		I _{OL} = 2 mA	1.65		0.45	
		I _{OL} = 4 mA	2.3		0.4	
		I _{OL} = 6 mA	2.3		0.55	V
			3		0.55	
		I _{OL} = 8 mA	2.7		0.6	
		I _{OL} = 12 mA	3		0.8	
I _I	Input Leakage Current	$0 \le V_1 \le 3.6V$	3.6		±5.0	μА
loz	3-STATE Output Leakage	0 ≤ V _O ≤ 3.6V	3.6		±10	μА
I _{cc}	Quiescent Supply Current	$V_I = V_{CC}$ or GND, $I_O = 0$	3.6		40	μА
ΔI_{CC}	Increase in I _{CC} per Input	$V_{IH} = V_{CC} - 0.6V$	3 - 3.6		750	μА

AC Electrical Characteristics

		$T_A = -40$ °C to $+85$ °C, $R_L = 500\Omega$								
Symbol	Parameter		C _L = 50 pF			C _L = 30 pF				Units
Cymbol	i arameter	V _{CC} = 3.3	$3V \pm 0.3V$	V _{CC}	= 2.7V	V _{CC} = 2.5	5V ± 0.2V	V _{CC} = 1.8	V ± 0.15V	Onits
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{PHL} , t _{PLH}	Propagation Delay	1.3	3.8	1.5	4.3	1.0	3.8	1.5	7.6	ns
t_{PZL},t_{PZH}	Output Enable Time	1.3	4.3	1.5	5.6	1.0	5.1	1.5	9.8	ns
t_{PLZ},t_{PHZ}	Output Disable Time	1.3	4.1	1.5	4.5	1.0	4.0	1.5	7.2	ns

Capacitance

Symbol Parameter		Conditions	T _A = -	Units		
Symbol	Farameter		Conditions	v _{cc}	Typical	Ullits
C _{IN}	Input Capacitance		V _I = 0V or V _{CC}	3.3	6	pF
C _{OUT}	Output Capacitance		$V_I = 0V \text{ or } V_{CC}$	3.3	7	pF
C _{PD}	Power Dissipation Capacitance	Outputs Enabled	f = 10 MHz, C _L = 50 pF	3.3	20	pF
				2.5	20	ρı

AC Loading and Waveforms




TABLE 1. Values for Figure 1

TEST	SWITCH
t _{PLH} , t _{PHL}	Open
t _{PZL} , t _{PLZ}	V_L
t_{PZH} , t_{PHZ}	GND

FIGURE 1. AC Test Circuit

TABLE 2. Variable Matrix (Input Characteristics: $f=t_f=t_f=2ns;~Z_0=50\Omega$

Symbol	V _{CC}			
	$3.3V \pm 0.3V$	2.7V	$\textbf{2.5V} \pm \textbf{0.2V}$	1.8V ± 0.15V
V _{mi}	1.5V	1.5V	V _{CC} /2	V _{CC} /2
V _{mo}	1.5V	1.5V	V _{CC} /2	V _{CC} /2
V _X	V _{OL} + 0.3V	V _{OL} + 0.3V	V _{OL} + 0.15V	V _{OL} + 0.15V
V _Y	V _{OH} – 0.3V	V _{OH} – 0.3V	V _{OH} – 0.15V	V _{OH} – 0.15V
V _L	6V	6V	V _{CC} *2	V _{CC} *2




FIGURE 2. Waveform for Inverting and Non-Inverting Functions




FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic






FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic

Physical Dimensions inches (millimeters) unless otherwise noted





NOTES:

- A. THIS PACKAGE CONFORMS TO JEDEC M0-205
- **B. ALL DIMENSIONS IN MILLIMETERS**
- C. LAND PATTERN RECOMMENDATION: NSMD (Non Solder Mask Defined)
 .35MM DIA PADS WITH A SOLDERMASK OPENING OF .45MM CONCENTRIC TO PADS
 D. DRAWING CONFORMS TO ASME Y14.5M-1994

BGA54ArevD

54-Ball Fine-Pitch Ball Grid Array (FBGA), JEDEC MO-205, 5.5mm Wide Package Number BGA54A

Resistor in Outputs Physical Dimensions inches (millimeters) unless otherwise noted (Continued) -A-0.40 TYP 6 10+0 10 4.60 9.20 8.10 -B-0.2 C B A ALL LEAD TIPS PIN #1 IDENT. 0.50 LAND PATTERN RECOMMENDATION ○ 0.1 C SEE DETAIL A 1.2 MAX 0.90 +0.15 ALL LEAD TIPS -C-0.09-0.20 0.10±0.05 0.17-0.27 Ф 0.13 (M) A B(S) C(S) 12.00° TOP & BOTTOM DIMENSIONS ARE IN MILLIMETERS R0.16 GAGE PLANE NOTES: 1.25 A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AB, REF NOTE 6, DATE 7/93. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. SEATING PLANE 0.60±0.10 D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982. 1.00 MTD48RevB1 DETAIL A

48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com