Freescale Semiconductor Data Sheet: Advanced Information

An Energy Efficient Solution by Freescale

MC9S08LH64 Series

Covers: MC9S08LH64 and MC9S08LH36

- 8-bit HCS08 Central Processor Unit (CPU)
 - Up to 40 MHz CPU at 3.6 V to 2.1 V across temperature range of –40 °C to 85 °C
 - Up to 20 MHz at 2.1 V to 1.8 V across temperature range of $-40~^{\circ}\text{C}$ to 85 $^{\circ}\text{C}$
 - HC08 instruction set with added BGND instruction
 - Support for up to 32 interrupt/reset sources
- · On-Chip Memory
 - Dual array flash read/program/erase over full operating voltage and temperature
 - Random-access memory (RAM)
 - Security circuitry to prevent unauthorized access to RAM and flash contents
- · Power-Saving Modes
 - Two low-power stop modes
 - Reduced-power wait mode
 - Low-power run and wait modes allow peripherals to run while voltage regulator is in standby
 - Peripheral clock gating register can disable clocks to unused modules, thereby reducing currents
 - Very low-power external oscillator that can be used in stop2 or stop3 modes to provide accurate clock source to time-of-day (TOD) module
 - 6 μs typical wakeup time from stop3 mode
- · Clock Source Options
 - Oscillator (XOSC) Loop-control Pierce oscillator; crystal or ceramic resonator range of 31.25 kHz to 38.4 kHz or 1 MHz to 16 MHz
 - Internal Clock Source (ICS) Internal clock source module containing a frequency-locked-loop (FLL) controlled by internal or external reference; precision trimming of internal reference allows 0.2% resolution and 2% deviation over temperature and voltage; supporting bus frequencies from 1 MHz to 20 MHz
- · System Protection
 - Watchdog computer operating properly (COP) reset with option to run from dedicated 1 kHz internal clock source or bus clock
 - Low-voltage warning with interrupt
 - Low-voltage detection with reset or interrupt
 - Illegal opcode detection with reset; illegal address detection with reset
 - Flash block protection
- Development Support
 - Single-wire background debug interface

Document Number: MC9S08LH64

Rev. 6, 4/2012





64-LQFP Case 840F



80-LQFP Case 917A

- Breakpoint capability to allow single breakpoint setting during in-circuit debugging (plus two more breakpoints in on-chip debug module)
- On-chip in-circuit emulator (ICE) debug module containing three comparators and nine trigger modes

Peripherals

- LCD Up to 8×36 or 4×40 LCD driver with internal charge pump and option to provide an internally-regulated LCD reference that can be trimmed for contrast control
- ADC —16-bit resolution; with a dedicated differential ADC input, and 8 single-ended ADC inputs; up to 2.5 μs conversion time; hardware averaging; calibration registers, automatic compare function; temperature sensor; operation in stop3; fully functional from 3.6 V to 1.8 V
- IIC Inter-integrated circuit bus module to operate at up to 100 kbps with maximum bus loading; multi-master operation; programmable slave address; interrupt-driven byte-by-byte data transfer; broadcast mode; 10-bit addressing
- ACMP Analog comparator with selectable interrupt on rising, falling, or either edge of comparator output; compare option to fixed internal reference voltage; outputs can be optionally routed to TPM module; operation in stop3
- SCIx Two full-duplex non-return to zero (NRZ) modules (SCI1 and SCI2); LIN master extended break generation; LIN slave extended break detection; wakeup on active edge
- SPI Full-duplex or single-wire bidirectional;
 double-buffered transmit and receive; master or slave mode;
 MSB-first or LSB-first shifting
- TPMx Two 2-channel (TPM1 and TPM2); selectable input capture, output compare, or buffered edge- or center-aligned PWM on each channel
- TOD (Time-of-day) 8-bit, quarter second counter with match register; external clock source for precise time base, time-of-day, calendar, or task scheduling functions
- VREFx Trimmable via an 8-bit register in 0.5 mV steps; automatically loaded with room temperature value upon reset; can be enabled to operate in stop3 mode; trim register is not available in stop modes
- Input/Output
 - Dedicated accurate voltage reference output pin, 1.15 V output (VREFOx); trimmable with 0.5 mV resolution
 - Up to 39 GPIOs, two output-only pins
 - Hysteresis and configurable pullup device on all input pins; configurable slew rate and drive strength on all output pins
- Package Options
 - 14mm × 14mm 80-pin LQFP, 10 mm × 10 mm 64-pin LQFP



Contents

| 1 | Devic | ces in the MC9S08LH64 Series | | | 3.10.2 TPM Module Timing | 29 |
|---|-------|--|---|------|--------------------------------------|----|
| 2 | Pin A | assignments4 | | | 3.10.3 SPI Timing | |
| | | rical Characteristics | | | Analog Comparator (ACMP) Electricals | |
| | 3.1 | Introduction9 | | | ADC Characteristics | |
| | 3.2 | Parameter Classification9 | | | VREF Specifications | |
| | 3.3 | Absolute Maximum Ratings | | 3.14 | LCD Specifications | 41 |
| | 3.4 | Thermal Characteristics | | | Flash Specifications | |
| | 3.5 | ESD Protection and Latch-Up Immunity11 | | | EMC Performance | |
| | 3.6 | DC Characteristics | | | 3.16.1 Radiated Emissions | 42 |
| | 3.7 | Supply Current Characteristics23 | 4 | Orde | ring Information | 42 |
| | 3.8 | External Oscillator (XOSCVLP) Characteristics 25 | | 4.1 | Device Numbering System | 42 |
| | 3.9 | Internal Clock Source (ICS) Characteristics26 | | 4.2 | Package Information | 43 |
| | 3.10 | AC Characteristics | | 4.3 | Mechanical Drawings | 43 |
| | | 3.10.1 Control Timing28 | | | | |

Revision History

To provide the most up-to-date information, the revision of our documents on the World Wide Web will be the most current. Your printed copy may be an earlier revision. To verify you have the latest information available, refer to:

http://www.freescale.com/

The following revision history table summarizes changes contained in this document.

| Rev | Date | Description of Changes |
|-----|-----------|---|
| 3 | 1/2009 | Refreshed the draft to include the new VREF module and the latest revisions. |
| 4 | 4/8/2010 | Completed RIDD in the Table 9; updated EREFSTEN in the Table 10; changed all V_{DDAD} to V_{DDA} , V_{SSAD} to V_{SSA} ; updated the min. of V_{REFH} ; Added 64-pin LQFP package information for LH36 MCU; Updated V Room Temp in the Table 20. Updated S2I $_{DD}$ at V_{DD} = 2 and Temp at –40 to 25 °C Added 64-pin LQFP package for LH36. Updated ADC data in the 3.12/33 |
| 5 | 6/20/2011 | Added t _{extrst} in the Table 13; changed the ERREFSTEN to EREFSTEN; updated the VREFOX to 1.15 V. Added LCD specification in the Table 10. |
| 6 | 4/11/2012 | Updated IIInl in the Table 8. |

Related Documentation

Find the most current versions of all documents at: http://www.freescale.com

Reference Manual —MC9S08LH64RM

Contains extensive product information including modes of operation, memory, resets and interrupts, register definition, port pins, CPU, and all module information.



1 Devices in the MC9S08LH64 Series

Table 1 summarizes the feature set available in the MC9S08LH64 Series of MCUs.

Table 1. MC9S08LH64 Series Features by MCU and Package

| Feature | MC9S0 | 08LH64 | MC9S0 | 98LH36 | |
|---|----------------|----------------------|----------------|---------------------|--|
| Package | 80-pin LQFP | 64-pin LQFP | 80-pin LQFP | 64-pin LQFP | |
| FLASH | | KB 32,768 Arrays) | | KB 2,288 Arrays) | |
| RAM | 40 | 000 | 40 | 00 | |
| ACMP | ує | es | ye | es | |
| ADC Single-ended Channels | 8-ch | 8-ch | 8-ch | 8-ch | |
| ADC Differential Channels ¹ | 1 | 0 | 1 | 0 | |
| IIC | ує | es | yes | | |
| IRQ | ує | es | yes | | |
| КВІ | 8 | 8 | 8 | | |
| SCI1 | ує | es | yes yes yes | | |
| SCI2 | ує | es | | | |
| SPI | ує | es | | | |
| TPM1 | 2- | ch | 2- | ch | |
| TPM2 | 2- | ch | 2- | ch | |
| TOD | ує | es | ye | es | |
| LCD | 8×36 4×40 | 8×24 4×28 | 8×36 4×40 | 8×24 4×28 | |
| VREFO1 | yes | no | yes | no | |
| VREFO2 | no | yes | no | yes | |
| I/O pins ² | 39 | 37 | 39 | 37 | |

¹ Each differential channel consists of two pins (DADPx and DADMx).

The block diagram in Figure 1 shows the structure of the MC9S08LH64 Series MCU.

² The 39 I/O pins include two output-only pins and 18 LCD GPIO.




Figure 1. MC9S08LH64 Series Block Diagram

2 Pin Assignments

This section shows the pin assignments for the MC9S08LH64 Series devices.




Figure 2. 64-Pin LQFP




Figure 3. 80-Pin LQFP

Table 2. Pin Availability by Package Pin-Count

| | | < Lowest Priority> Highest | | | | | | |
|----|----|----------------------------|-------|-------|------|------|--|--|
| 80 | 64 | Port Pin | Alt 1 | Alt 2 | Alt3 | Alt4 | | |
| 1 | 2 | PTE0 | LCD13 | | | | | |
| 2 | | LCD12 | | | | | | |
| 3 | | LCD11 | | | | | | |
| 4 | | LCD10 | | | | | | |
| 5 | | LCD9 | | | | | | |
| 6 | | LCD8 | | | | | | |
| 7 | 3 | PTD7 | LCD7 | | | | | |
| 8 | 4 | PTD6 | LCD6 | | | | | |

MC9S08LH64 Series MCU Data Sheet, Rev. 6

Table 2. Pin Availability by Package Pin-Count (continued)

| | | | < Low | < Lowest Priority> Highest | | |
|----|----|-------------------|---------|----------------------------|-------|------|
| 80 | 64 | Port Pin | Alt 1 | Alt 2 | Alt3 | Alt4 |
| 9 | 5 | PTD5 | LCD5 | | | |
| 10 | 6 | PTD4 | LCD4 | | | |
| 11 | 7 | PTD3 | LCD3 | | | |
| 12 | 8 | PTD2 | LCD2 | | | |
| 13 | 9 | PTD1 | LCD1 | | | |
| 14 | 10 | PTD0 | LCD0 | | | |
| 15 | 11 | V _{CAP1} | | | | |
| 16 | 12 | V_{CAP2} | | | | |
| 17 | 13 | V_{LL1} | | | | |
| 18 | 14 | V_{LL2} | | | | |
| 19 | 15 | V_{LL3} | | | | |
| 20 | 16 | V_{LCD} | | | | |
| 21 | 17 | PTA6 | KBIP6 | ADP10 | ACMP+ | |
| 22 | 18 | PTA7 | KBIP7 | ADP11 | ACMP- | |
| 23 | 19 | V_{SSA} | | | | |
| 24 | 19 | V_{REFL} | | | | |
| 25 | | DADP0 | | | | |
| 26 | | DADM0 | | | | |
| 27 | | VREFO1 | | | | |
| 28 | 20 | V_{REFH} | | | | |
| 29 | 20 | V_{DDA} | | | | |
| 30 | 21 | PTB0 | | EXTAL | | |
| 31 | 22 | PTB1 | | XTAL | | |
| 32 | 23 | V_{DD} | | | | |
| 33 | 24 | V_{SS} | | | | |
| 34 | 25 | PTB2 | RESET | | | |
| | 26 | VREFO2 | | | | |
| 35 | 27 | PTB4 | MISO | SDA | | |
| 36 | 28 | PTB5 | MOSI | SCL | | |
| 37 | 29 | PTB6 | RxD2 | SPSCK | | |
| 38 | 30 | PTB7 | TxD2 | SS | | |
| 39 | 31 | PTC0 | RxD1 | | | |
| 40 | 32 | PTC1 | TxD1 | | | |
| 41 | 33 | PTC2 | TPM1CH0 | | | |
| 42 | 34 | PTC3 | TPM1CH1 | | | |
| 43 | 35 | PTC4 | TPM2CH0 | | | |
| 44 | 36 | PTC5 | TPM2CH1 | | | |
| 45 | 37 | PTC6 | ACMPO | BKGD | MS | |

Table 2. Pin Availability by Package Pin-Count (continued)

| | | | < | | vest Priority> | Highest | |
|----|----|----------|-------|-------|----------------|---------|--|
| 80 | 64 | Port Pin | Alt 1 | Alt 2 | Alt3 | Alt4 | |
| 46 | 38 | PTC7 | IRQ | TCLK | | | |
| 47 | 39 | PTA0 | KBIP0 | | SS | ADP4 | |
| 48 | 40 | PTA1 | KBIP1 | | SPSCK | ADP5 | |
| 49 | 41 | PTA2 | KBIP2 | SDA | MISO | ADP6 | |
| 50 | 42 | PTA3 | KBIP3 | SCL | MOSI | ADP7 | |
| 51 | 43 | PTA4 | KBIP4 | ADP8 | LCD43 | | |
| 52 | 44 | PTA5 | KBIP5 | ADP9 | LCD42 | | |
| 53 | 45 | LCD41 | | | | | |
| 54 | 46 | LCD40 | | | | | |
| 55 | 47 | LCD39 | | | | | |
| 56 | 48 | LCD38 | | | | | |
| 57 | | LCD37 | | | | | |
| 58 | | LCD36 | | | | | |
| 59 | | LCD35 | | | | | |
| 60 | | LCD34 | | | | | |
| 61 | | LCD33 | | | | | |
| 62 | | LCD32 | | | | | |
| 63 | | LCD31 | | | | | |
| 64 | 49 | LCD30 | | | | | |
| 65 | 50 | LCD29 | | | | | |
| 66 | 51 | LCD28 | | | | | |
| 67 | 52 | LCD27 | | | | | |
| 68 | 53 | LCD26 | | | | | |
| 69 | 54 | LCD25 | | | | | |
| 70 | 55 | LCD24 | | | | | |
| 71 | 56 | LCD23 | | | | | |
| 72 | 57 | LCD22 | | | | | |
| 73 | 58 | LCD21 | | | | | |
| 74 | 59 | PTE7 | LCD20 | | | | |
| 75 | 60 | PTE6 | LCD19 | | | | |
| 76 | 61 | PTE5 | LCD18 | | | | |
| 77 | 62 | PTE4 | LCD17 | | | | |
| 78 | 63 | PTE3 | LCD16 | | | | |
| 79 | 64 | PTE2 | LCD15 | | | | |
| 80 | 1 | PTE1 | LCD14 | | | | |

3 Electrical Characteristics

3.1 Introduction

This section contains electrical and timing specifications for the MC9S08LH64 Series of microcontrollers available at the time of publication.

3.2 Parameter Classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 3. Parameter Classifications

| Р | Those parameters are guaranteed during production testing on each individual device. |
|---|--|
| С | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size across process variations. |
| Т | Those parameters are achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

3.3 Absolute Maximum Ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in Table 4 may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this section.

This device contains circuitry protecting against damage due to high-static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either V_{SS} or V_{DD}) or the programmable pullup resistor associated with the pin is enabled.

| Table 4. Absolute N | laximum Ratings |
|---------------------|-----------------|
|---------------------|-----------------|

| Rating | Symbol | Value | Unit |
|--|------------------|--------------------------|------|
| Supply voltage | V_{DD} | -0.3 to +3.8 | V |
| Maximum current into V _{DD} | I _{DD} | 120 | mA |
| Digital input voltage | V _{In} | -0.3 to $V_{DD} + 0.3$ | V |
| Instantaneous maximum current Single pin limit (applies to all port pins) ^{1, 2, 3} | I _D | ± 25 | mA |
| Storage temperature range | T _{stg} | -55 to 150 | °C |

Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive (V_{DD}) and negative (V_{SS}) clamp voltages, then use the larger of the two resistance values.

3.4 Thermal Characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is user-determined rather than being controlled by the MCU design. To take $P_{I/O}$ into account in power calculations, determine the difference between actual pin voltage and V_{SS} or V_{DD} and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and V_{SS} or V_{DD} will be very small.

Table 5. Thermal Characteristics

| Rating | Symbol | Value | Unit |
|--|-------------------|---|-------|
| Operating temperature range (packaged) | T _A | T _L to T _H -40 to 85 | °C |
| Maximum junction temperature | T_J | 95 | °C |
| Thermal resistance Single-layer board | | | |
| 80-pin LQFP | Δ | 55 | °C/W |
| 64-pin LQFP | $\theta_{\sf JA}$ | 73 | O/VV |
| Thermal resistance Four-layer board | | | |
| 80-pin LQFP | 0 | 42 | °C/W |
| 64-pin LQFP | $\theta_{\sf JA}$ | 54 | O/ VV |

The average chip-junction temperature (T_I) in °C can be obtained from:

 $^{^2}$ All functional non-supply pins, except for PTB2 are internally clamped to $\rm V_{SS}$ and $\rm V_{DD}$

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if the clock rate is very low (which would reduce overall power consumption).

$$T_{J} = T_{A} + (P_{D} \times \theta_{JA})$$
 Eqn. 1

where:

 $T_A = Ambient temperature, °C$

 θ_{IA} = Package thermal resistance, junction-to-ambient, °C/W

 $P_D = P_{int} + P_{I/O}$

 $P_{int} = I_{DD} \times V_{DD}$, Watts — chip internal power

 $P_{I/O}$ = Power dissipation on input and output pins — user determined

For most applications, $P_{I/O} \ll P_{int}$ and can be neglected. An approximate relationship between P_D and T_J (if $P_{I/O}$ is neglected) is:

$$P_D = K \div (T_J + 273 \,^{\circ}C)$$
 Eqn. 2

Solving Equation 1 and Equation 2 for K gives:

Model

$$K = P_D \times (T_A + 273 \text{ °C}) + \theta_{JA} \times (P_D)^2$$
 Eqn. 3

where K is a constant pertaining to the particular part. K can be determined from Equation 3 by measuring P_D (at equilibrium) for a known T_A . Using this value of K, the values of P_D and T_J can be obtained by solving Equation 1 and Equation 2 iteratively for any value of T_A .

3.5 ESD Protection and Latch-Up Immunity

Number of pulses per pin

Although damage from electrostatic discharge (ESD) is much less common on these devices than on early CMOS circuits, normal handling precautions should be taken to avoid exposure to static discharge. Qualification tests are performed to ensure that these devices can withstand exposure to reasonable levels of static without suffering any permanent damage.

All ESD testing is in conformity with AEC-Q100 Stress Test Qualification for Automotive Grade Integrated Circuits. During the device qualification, ESD stresses were performed for the human body model (HBM), the machine model (MM) and the charge device model (CDM).

A device is defined as a failure if after exposure to ESD pulses the device no longer meets the device specification. Complete DC parametric and functional testing is performed per the applicable device specification at room temperature followed by hot temperature, unless instructed otherwise in the device specification.

Model Description **Symbol** Value Unit Series resistance 1500 R1 Ω Human С 100 Storage capacitance pF **Body Model** 3 Number of pulses per pin Series resistance R1 0 Ω Charge Storage capacitance С Device 200 pF

Table 6. ESD and Latch-up Test Conditions

MC9S08LH64 Series MCU Data Sheet, Rev. 6

Table 6. ESD and Latch-up Test Conditions (continued)

| Latch-up | Minimum input voltage limit | -2.5 | V |
|----------|-----------------------------|------|---|
| Laich-up | Maximum input voltage limit | 7.5 | ٧ |

Table 7. ESD and Latch-Up Protection Characteristics

| No. | Rating ¹ | Symbol | Min | Max | Unit |
|-----|--|------------------|-------|-----|------|
| 1 | Human body model (HBM) | V_{HBM} | ±2000 | _ | V |
| 2 | Charge device model (CDM) | V _{CDM} | ±500 | _ | V |
| 3 | Latch-up current at T _A = 85 °C | I _{LAT} | ±100 | _ | mA |

Parameter is achieved by design characterization on a small sample size from typical devices under typical conditions unless otherwise noted.

3.6 DC Characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 8. DC Characteristics

| Num | С | C | Characteristic | Symbol | Condition | Min | Typ ¹ | Max | Unit |
|-----|---|--------------------------|--|------------------|---|-----------------------|------------------|-----|------|
| 1 | | Operating Vol | tage | | | 1.8 | | 3.6 | V |
| | С | Output bigb | PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7] ² , low-drive strength | | $V_{DD} > 1.8 \text{ V}$ $I_{Load} = -0.6 \text{ mA}$ | V _{DD} - 0.5 | _ | _ | |
| 2 | Р | Output high - voltage | PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7] ² , | V _{OH} | $V_{DD} > 2.7 \text{ V}$ $I_{Load} = -10 \text{ mA}$ | V _{DD} – 0.5 | | _ | V |
| | С | | high-drive strength | | $V_{DD} > 1.8 V$ $I_{Load} = -3 \text{ mA}$ | V _{DD} – 0.5 | l | _ | |
| | С | | PTA[4:5], PTD[0:7], PTE[0:7], low-drive strength | | $V_{DD} > 1.8 V$ $I_{Load} = -0.5 \text{ mA}$ | V _{DD} - 0.5 | | _ | |
| 3 | Р | Output high - voltage | PTA[4:5], PTD[0:7], PTE[0:7], | - | $V_{DD} > 2.7 \text{ V}$ $I_{Load} = -2.5 \text{ mA}$ | V _{DD} - 0.5 | _ | _ | V |
| | С | | high-drive strength | | $V_{DD} > 1.8 V$ $I_{Load} = -1 \text{ mA}$ | V _{DD} – 0.5 | ı | _ | |
| 4 | D | Output high current | Max total I _{OH} for all ports | I _{OHT} | | _ | 1 | 100 | mA |
| | С | Outrant law | PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7], low-drive strength | | $V_{DD} > 1.8 \text{ V}$ $I_{Load} = 0.6 \text{ mA}$ | _ | _ | 0.5 | |
| 5 | Р | Output low - voltage | PTA[0:3], PTA[6:7], PTB[0:7], PTC[0:7], | V_{OL} | $V_{DD} > 2.7 V$ $I_{Load} = 10 \text{ mA}$ | _ | _ | 0.5 | V |
| | С | | high-drive strength | | $V_{DD} > 1.8 V$ $I_{Load} = 3 mA$ | _ | _ | 0.5 | |

Table 8. DC Characteristics (continued)

| Num | С | | Characteristic | Symbol | Condition | Min | Typ ¹ | Max | Unit |
|-----|---------|---|--|---|--|------------------------|------------------|------------------------|------|
| | С | Output low | PTA[4:5], PTD[0:7], PTE[0:7], low-drive strength | | $V_{DD} > 1.8 \text{ V}$ $I_{Load} = 0.5 \text{ mA}$ | _ | - | 0.5 | |
| 6 | Р | Output low voltage | PTA[4:5], PTD[0:7], PTE[0:7], | V_{OL} | $V_{DD} > 2.7 \text{ V}$ $I_{Load} = 3 \text{ mA}$ | _ | _ | 0.5 | V |
| | С | | high-drive strength | | $V_{DD} > 1.8 V$ $I_{Load} = 1 mA$ | _ | | 0.5 | |
| 7 | D | Output low current | Max total I _{OL} for all ports | I _{OLT} | | _ | 1 | 100 | mA |
| 8 | Р | Input high | all digital inputs | V_{IH} | $V_{DD} > 2.7 \text{ V}$ | 0.70 x V _{DD} | | _ | |
| | С | voltage | an digital impato | IН | V _{DD} > 1.8 V | 0.85 x V _{DD} | | _ | V |
| 9 | Р | Input low | all digital inputs | V_{IL} | $V_{DD} > 2.7 \text{ V}$ | _ | | 0.35 x V _{DD} | |
| | С | voltage | an digital impato | ¥ IL | V _{DD} > 1.8 V | _ | | 0.30 x V _{DD} | |
| 10 | С | Input hysteresis | all digital inputs | V _{hys} | | 0.06 x V _{DD} | _ | _ | mV |
| | | | all input only pins except for | | $V_{In} = V_{DD}$ | _ | 0.025 | 1 | μΑ |
| 11 | Р | Input leakage | LCD only pins (LCD 8-12, 21-41) | II _{In} l | V _{In} = V _{SS} | _ | 0.025 | 1 | μΑ |
| | current | | LCD only ping /LCD 9 12 | *************************************** | $V_{In} = V_{DD}$ | _ | 100 | 150 | μΑ |
| | | | LCD only pins (LCD 8-12, 21-41) | | $V_{In} = V_{SS}$ | _ | 0.025 | 1 | μΑ |
| 12 | Р | Hi-Z (off-state) leakage current | all input/output (per pin) | ll _{OZ} l | $V_{In} = V_{DD}$ or V_{SS} | _ | 0.025 | 1 | μΑ |
| 13 | Р | Total leakage current ³ | Total leakage current for all pins | II _{InT} I | $V_{In} = V_{DD}$ or V_{SS} | _ | _ | 3 | μΑ |
| 14 | Р | Pullup, Pulldown resistors | all non-LCD pins when enabled | R _{PU,} R _{PD} | | 17.5 | _ | 52.5 | kΩ |
| 15 | Р | Pullup, Pulldown resistors | LCD/GPIO pins when enabled | R _{PU,} R _{PD} | | 35 | _ | 77 | kΩ |
| | | DC injection | Single pin limit | | | -0.2 | _ | 0.2 | mA |
| 16 | D | current ^{4, 5,} | Total MCU limit, includes sum of all stressed pins | I _{IC} | $V_{IN} < V_{SS}, V_{IN} > V_{DD}$ | -5 | _ | 5 | mA |
| 17 | С | Input Capac | itance, all pins | C _{In} | | _ | _ | 8 | pF |
| 18 | С | RAM retention | on voltage | V _{RAM} | | _ | 0.6 | 1.0 | V |
| 19 | С | POR re-arm | voltage ⁷ | V _{POR} | | 0.9 | 1.4 | 2.0 | V |
| 20 | D | POR re-arm | time | t _{POR} | | 10 | _ | _ | μS |
| 21 | Р | Low-voltage | detection threshold | V_{LVD} | V _{DD} falling V _{DD} rising | | 1.84 1.92 | 1.88 1.96 | V |

| Num | С | Characteristic | Symbol | Condition | Min | Typ ¹ | Max | Unit |
|-----|---|--|------------------|---|------|------------------|------|------|
| 22 | Р | Low-voltage warning threshold | V _{LVW} | V _{DD} falling V _{DD} rising | | 2.14 | 2.2 | V |
| 23 | P | Low-voltage inhibit reset/recover hysteresis | V _{hys} | | _ | 80 | _ | mV |
| 24 | Р | Bandgap Voltage Reference ⁸ | V_{BG} | | 1.15 | 1.17 | 1.18 | V |

Typical values are measured at 25 °C. Characterized, not tested

- ⁷ POR will occur below the minimum voltage.
- ⁸ Factory trimmed at V_{DD} = 3.0 V, Temp = 25 °C

PULLUP RESISTOR TYPICALS - Non LCD pins




Figure 4. Non LCD pins I/O Pullup Typical Resistor Values

MC9S08LH64 Series MCU Data Sheet, Rev. 6

² All I/O pins except for LCD pins in Open Drain mode.

Total leakage current is the sum value for all GPIO pins. This leakage current is not distributed evenly across all pins but characterization data shows that individual pin leakage current maximums are less than 250 nA.

 $^{^4}$ All functional non-supply pins, except for PTB2 are internally clamped to V_{SS} and V_{DD} .

⁵ Input current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger of the two values.

Power supply must maintain regulation within operating V_{DD} range during instantaneous and operating maximum current conditions. If the positive injection current (V_{In} > V_{DD}) is greater than I_{DD}, the injection current may flow out of V_{DD} and could result in external power supply going out of regulation. Ensure that external V_{DD} load will shunt current greater than maximum injection current. This will be the greatest risk when the MCU is not consuming power. Examples are: if no system clock is present, or if clock rate is very low (which would reduce overall power consumption).




Figure 5. Typical Low-Side Driver (Sink) Characteristics (Non LCD Pins) — Low Drive (PTxDSn = 0)




Figure 6. Typical Low-Side Driver (Sink) Characteristics(Non LCD Pins) — High Drive (PTxDSn = 1)





Figure 7. Typical High-Side (Source) Characteristics (Non LCD Pins)— Low Drive (PTxDSn = 0)

TYPICAL VDD - VOH VS IOH at VDD = 3.0V High Drive (PTxDSN = 1) - Non LCD Pins



Typical VOh vs VDD High Drive (PTxDSN = 1) - Non LCD Pins




Figure 8. Typical High-Side (Source) Characteristics(Non LCD Pins) — High Drive (PTxDSn = 1)




Figure 9. Typical Low-Side Driver (Sink) Characteristics (LCD/GPIO Pins)— Low Drive (PTxDSn = 0)





Figure 10. Typical Low-Side Driver (Sink) Characteristics (LCD/GPIO Pins) — High Drive (PTxDSn = 1)




-1.5

0.00

0.0

-0.5

-1.0



IOH (mA)

-2.0

-2.5

-3.0

-3.5






Figure 11. Typical High-Side (Source) Characteristics (LCD/GPIO Pins)— Low Drive (PTxDSn = 0)





VOH - VDD VS VDD at SPEC IOH High Drive (PTxDSN = 1) - LCD Pins




Figure 12. Typical High-Side (Source) Characteristics (LCD/GPIO Pins) — High Drive (PTxDSn = 1)

3.7 Supply Current Characteristics

This section includes information about power supply current in various operating modes.

Table 9. Supply Current Characteristics

| Num | С | Parameter | Symbol | Bus Freq | V _{DD} (V) | Typ ¹ | Max | Unit | Temp (°C) |
|-----|---|--|-------------------|-----------------|------------------------|------------------|------|------|--------------|
| | Т | | | 20 MHz | | 13.75 | 17.9 | | |
| 1 | Т | Run supply current FEI mode, all modules on | RI_{DD} | 8 MHz | 3 | 7 | | mA | -40 to 85 |
| | Т | | | 1 MHz | | 2 | | | |
| | Т | Run supply current | | 20 MHz | | 8.9 | 1 | | |
| 2 | Т | FEI mode, all modules off | RI_{DD} | 8 MHz | 3 | 5.5 | 1 | mA | -40 to 85 |
| | Т | | | 1 MHz | | 0.9 | 1 | | |
| 3 | Т | Run supply current | RI _{DD} | 32 kHz FBILP | 3 | 185 | | μА | 40 to 85 |
| 3 | Т | LPS=0, all modules off | KIDD | 16 kHz FBELP | 3 | 115 | _ | μΑ | 40 to 65 |
| | Т | Run supply current | | | | 21.9 | | | 0 to 70 |
| 4 | ı | LPS=1, all modules off, running from Flash | RI _{DD} | 16 kHz | 3 | 21.9 | _ | μΑ | -40 to 85 |
| 4 | Т | Run supply current LPS=1, all modules off, running from | NIDD | FBELP | 3 | 7.3 | _ | μΑ | 0 to 70 |
| | | RAM | | | | 7.5 | _ | | -40 to 85 |
| | Т | Vait mode supply current | | 20 MHz | | 4.57 | 6 | mA | |
| 5 | Т | FEI mode, all modules off | WI _{DD} | 8 MHz | 3 | 2 | | | –40 to 85 |
| | Т | | | 1 MHz | | 0.73 | | | |
| | Р | Stop2 mode supply current | | | | 0.4 | 1.3 | | -40 to 25 |
| | С | | | | 3 | 4 | 6 | | 70 |
| 6 | Р | | S2I _{DD} | n/a | | 8.5 | 13 | μΑ | 85 |
| | С | | OZ.DD | 1,, 0 | | 0.35 | 1.0 | μιτ | -40 to 25 |
| | С | | | | 2 | 3.9 | 5 | | 70 |
| | С | | | | | 7.7 | 10 | | 85 |
| | Р | Stop3 mode supply current No clocks active | | | | 0.65 | 1.8 | | -40 to 25 |
| | С | INO CIOCKS active | | | 3 | 5.7 | 8.0 | | 70 |
| 7 | Р | | S3I _{DD} | n/a | | 12.2 | 20 | μΑ | 85 |
| • | С | | DD | n/a — | | 0.6 | 1.5 | , , | -40 to 25 |
| | С | | | | 2 | 5 | 6.8 | | 70 |
| | С | | | | | 11.5 | 14 | | 85 |

¹ Typical values are measured at 25 °C. Characterized, not tested

Table 10. Stop Mode Adders

| Num | С | Parameter | Condition | | Tempera | ture (°C) |) | Units |
|-------|---|-----------------------|---|-----|---------|-----------|------|--------|
| Nulli | | Parameter | Condition | -40 | 25 | 70 | 85 | Offics |
| 1 | Т | LPO | | 100 | 100 | 150 | 175 | nA |
| 2 | Т | EREFSTEN | RANGE = HGO = 0 | 750 | 750 | 800 | 850 | nA |
| 3 | Т | IREFSTEN ¹ | | 63 | 70 | 77 | 81 | μΑ |
| 4 | Т | TOD | Does not include clock source current | 50 | 50 | 75 | 100 | nA |
| 5 | Т | LVD ¹ | LVDSE = 1 | 110 | 110 | 112 | 115 | μА |
| 6 | Т | ACMP ¹ | Not using the bandgap (BGBE = 0) | 12 | 12 | 20 | 23 | μА |
| 7 | Т | ADC ¹ | ADLPC = ADLSMP = 1 Not using the bandgap (BGBE = 0) | 95 | 95 | 101 | 120 | μА |
| 8 | Т | LCD | VIREG enabled for Contrast control, 1/8 Duty cycle, 8x24 configuration for driving 192 segments, 32 Hz frame rate, No LCD glass connected. | 1 | 1 | 6 | 13 | μА |
| 9 | Т | LCD | LCD configured for 1/8 duty cycle, 8x24 configuration for driving 192 segments, 32 Hz frame rate, no LCD glass connected. | 0.2 | 0.24 | 0.5 | 0.65 | μА |

Not available in stop2 mode.




Figure 13. Typical Run I_{DD} for FBE and FEI, I_{DD} vs. V_{DD} (ACMP and ADC off, All Other Modules Enabled)

MC9S08LH64 Series MCU Data Sheet, Rev. 6

3.8 External Oscillator (XOSCVLP) Characteristics

See Figure 14 and Figure 15 for crystal or resonator circuits.

Table 11. XOSCVLP and ICS Specifications (Temperature Range = -40 to 85°C Ambient)

| Num | С | Characteristic | Symbol | Min | Typ ¹ | Max | Unit |
|-----|---|--|---|------------------|-----------------------|------------------|-------------------|
| 1 | С | Oscillator crystal or resonator (EREFS = 1, ERCLKEN = 1) Low range (RANGE = 0) High range (RANGE = 1), high gain (HGO = 1) High range (RANGE = 1), low power (HGO = 0) | f _{lo} f _{hi} f _{hi} | 32 1 1 | _ _ _ | 38.4 16 8 | kHz MHz MHz |
| 2 | D | Load capacitors Low range (RANGE=0), low power (HGO=0) Other oscillator settings | C _{1,} C ₂ | | See No | | |
| 3 | D | Feedback resistor Low range, low power (RANGE=0, HGO=0) ² Low range, high gain (RANGE=0, HGO=1) High range (RANGE=1, HGO=X) | R _F | | — 10 1 | | МΩ |
| 4 | D | Series resistor — Low range, low power (RANGE = 0, HGO = 0) ² Low range, high gain (RANGE = 0, HGO = 1) High range, low power (RANGE = 1, HGO = 0) High range, high gain (RANGE = 1, HGO = 1) ≥ 8 MHz 4 MHz 1 MHz | R _S | 111 111 | | | kΩ |
| 5 | С | Crystal start-up time ⁴ Low range, low power Low range, high gain High range, low power High range, high gain | t CSTL t CSTH | _ _ _ _ | 600 400 5 15 | _ _ _ _ | ms |
| 6 | D | Square wave input clock frequency (EREFS = 0, ERCLKEN = 1) FEE mode FBE or FBELP mode | f _{extal} | 0.03125 0 | _ | 20 20 | MHz MHz |

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

² Load capacitors (C_{1,}C₂), feedback resistor (R_F) and series resistor (R_S) are incorporated internally when RANGE=HGO=0.

³ See crystal or resonator manufacturer's recommendation.

⁴ Proper PC board layout procedures must be followed to achieve specifications.




Figure 14. Typical Crystal or Resonator Circuit: High Range and Low Range/High Gain




Figure 15. Typical Crystal or Resonator Circuit: Low Range/Low Power

3.9 Internal Clock Source (ICS) Characteristics

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85 °C Ambient)

| Num | С | Chara | acteristic | Symbol | Min | Typ ¹ | Max | Unit |
|-----|---|---|---|--------------------------|------|------------------|-------|-------------------|
| 1 | С | Average internal reference f | requency — untrimmed | f _{int_ut} | 25 | 32.7 | 41.66 | kHz |
| 2 | Р | Average internal reference f | erage internal reference frequency — user-trimmed | | | _ | 39.06 | kHz |
| 3 | Р | Average internal reference f | rerage internal reference frequency — factory-trimmed | | _ | 32.7 | _ | kHz |
| 4 | Т | Internal reference start-up ti | ernal reference start-up time | | _ | 60 | 100 | μS |
| 5 | Р | DCO output frequency | Low range (DFR = 00) | f | 12.8 | 16.8 | 21.33 | MHz |
| 5 | С | range — untrimmed | Mid range (DFR = 01) | f _{dco_ut} | 25.6 | 33.6 | 42.67 | IVII IZ |
| 6 | Р | DCO output frequency | Low range (DFR = 00) | f | 16 | _ | 20 | MHz |
| 0 | Р | range — trimmed | Mid range (DFR = 01) | f _{dco_t} | 32 | _ | 40 | IVITIZ |
| 7 | С | Resolution of trimmed DCO voltage and temperature (us | | $\Delta f_{dco_res_t}$ | _ | ±0.1 | ±0.2 | %f _{dco} |
| 8 | С | Resolution of trimmed DCO voltage and temperature (no | | $\Delta f_{dco_res_t}$ | _ | ±0.2 | ±0.4 | %f _{dco} |

MC9S08LH64 Series MCU Data Sheet, Rev. 6

Table 12. ICS Frequency Specifications (Temperature Range = -40 to 85 °C Ambient) (continued)

| Num | С | Characteristic | Symbol | Min | Typ ¹ | Max | Unit |
|-----|---|---|----------------------|-----|------------------|-----|-------------------|
| 9 | С | Total deviation of trimmed DCO output frequency over voltage and temperature | Δf_{dco_t} | _ | +0.5 -1.0 | ±2 | %f _{dco} |
| 10 | С | Total deviation of trimmed DCO output frequency over fixed voltage and temperature range of 0 °C to 70 °C | Δf _{dco_t} | _ | ±0.5 | ±1 | %f _{dco} |
| 11 | С | FLL acquisition time ² | t _{Acquire} | _ | _ | 1 | ms |
| 12 | С | Long term jitter of DCO output clock (averaged over 2-ms interval) ³ | C _{Jitter} | | 0.02 | 0.2 | %f _{dco} |

¹ Data in Typical column was characterized at 3.0 V, 25 °C or is typical recommended value.

Deviation of DCO Output from Trimmed Frequency




Figure 16. Deviation of DCO Output from Trimmed Frequency (20 MHz, 3.0 V)

3.10 AC Characteristics

This section describes timing characteristics for each peripheral system.

Freescale Semiconductor 27

MC9S08LH64 Series MCU Data Sheet, Rev. 6

² This specification applies to any time the FLL reference source or reference divider is changed, trim value changed or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.

Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum f_{Bus}. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via V_{DD} and V_{SS} and variation in crystal oscillator frequency increase the C_{Jitter} percentage for a given interval.


3.10.1 Control Timing

Table 13. Control Timing

| Num | С | Rating | Symbol | Min | Typ ¹ | Max | Unit |
|-----|---|---|---------------------------------------|-------------------------------|------------------|----------|------|
| 1 | D | Bus frequency ($t_{cyc} = 1/f_{Bus}$) $V_{DD} \le 2.1V$ $V_{DD} > 2.1V$ | f _{Bus} | dc dc | _ _ | 10 20 | MHz |
| 2 | D | Internal low power oscillator period | t _{LPO} | 700 | _ | 1300 | μS |
| 3 | D | External reset pulse width ² | t _{extrst} | 100 | _ | _ | ns |
| 4 | D | Reset low drive | t _{rstdrv} | 34 x t _{cyc} | _ | _ | ns |
| 5 | D | BKGD/MS setup time after issuing background debug force reset to enter user or BDM modes | t _{MSSU} | 500 | _ | _ | ns |
| 6 | D | BKGD/MS hold time after issuing background debug force reset to enter user or BDM modes ³ | t _{MSH} | 100 | _ | _ | μS |
| 7 | D | IRQ pulse width Asynchronous path ² Synchronous path ⁴ | t _{ILIH,} t _{IHIL} | 100 1.5 × t _{cyc} | _ _ | | ns |
| 8 | D | Keyboard interrupt pulse width Asynchronous path ² Synchronous path ⁴ | t _{ILIH,} t _{IHIL} | 100 1.5 × t _{cyc} | _ _ | | ns |
| 9 | С | Port rise and fall time — Low output drive (PTxDS = 0) (load = 50 pF) ^{5, 6} Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1) | t _{Rise} , t _{Fall} | _ | 16 23 | | ns |
| 3 | | Port rise and fall time — High output drive (PTxDS = 1) (load = 50 pF) ^{5, 6} Slew rate control disabled (PTxSE = 0) Slew rate control enabled (PTxSE = 1) | t _{Rise} , t _{Fall} | | 5 9 | | ns |
| 10 | Р | Reset pulse width with digital filter | t _{extrst} | _ | 2 | _ | ms |

¹ Typical values are based on characterization data at V_{DD} = 3.0 V, 25 °C unless otherwise stated.

⁶ Except for LCD pins in Open Drain mode.



MC9S08LH64 Series MCU Data Sheet, Rev. 6

² This is the shortest pulse that is guaranteed to be recognized as a reset pin request.

To enter BDM mode following a POR, BKGD/MS should be held low during the power-up and for a hold time of t_{MSH} after V_{DD} rises above V_{LVD}.

⁴ This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.

 $^{^5}$ Timing is shown with respect to 20% V_{DD} and 80% V_{DD} levels. Temperature range –40 °C to 85 °C.




Figure 18. IRQ/KBIPx Timing

3.10.2 TPM Module Timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

| No. | С | Function | Symbol | Min | Max | Unit |
|-----|---|---------------------------|-------------------|-----|---------------------|------------------|
| 1 | D | External clock frequency | f _{TCLK} | 0 | f _{Bus} /4 | Hz |
| 2 | D | External clock period | t _{TCLK} | 4 | _ | t _{cyc} |
| 3 | D | External clock high time | t _{clkh} | 1.5 | _ | t _{cyc} |
| 4 | D | External clock low time | t _{clkl} | 1.5 | _ | t _{cyc} |
| 5 | D | Input capture pulse width | t _{ICPW} | 1.5 | _ | tovo |

Table 14. TPM Input Timing




Figure 19. Timer External Clock




Figure 20. Timer Input Capture Pulse


AC Characteristics

3.10.3 SPI Timing

Table 15 and Figure 21 through Figure 24 describe the timing requirements for the SPI system.

Table 15. SPI Timing


| No. | С | Function | Symbol | Min | Max | Unit |
|------|---|---|------------------------------------|--|--|--|
| _ | D | Operating frequency Master Slave | f _{op} | f _{Bus} /2048 0 | f _{Bus} /2 f _{Bus} /4 | Hz |
| 1 | D | SPSCK period Master Slave | t _{SPSCK} | 2 4 | 2048 — | t _{cyc} t _{cyc} |
| 2 | D | Enable lead time Master Slave | t _{Lead} | 1/2 1 | | t _{SPSCK} t _{cyc} |
| 3 | D | Enable lag time Master Slave | t _{Lag} | 1/2 1 | | t _{SPSCK} t _{cyc} |
| 4 | D | Clock (SPSCK) high or low time Master Slave | twspsck | t _{cyc} - 30 t _{cyc} - 30 | 1024 t _{cyc} | ns ns |
| 5 | D | Data setup time (inputs) Master Slave | t _{SU} | 15 15 | | ns ns |
| 6 | D | Data hold time (inputs) Master Slave | t _{HI} | 0 25 | | ns ns |
| 7 | D | Slave access time | t _a | _ | 1 | t _{cyc} |
| 8 | D | Slave MISO disable time | t _{dis} | _ | 1 | t _{cyc} |
| 9 | D | Data valid (after SPSCK edge) Master Slave | t _v | _ | 25 25 | ns ns |
| 10 | D | Data hold time (outputs) Master Slave | t _{HO} | 0 0 | _ | ns ns |
| 11) | D | Rise time Input Output | t _{RI} t _{RO} | = | t _{cyc} – 25 25 | ns ns |
| (12) | D | Fall time Input Output | t _{FI} | _ | t _{cyc} – 25 25 | ns ns |



NOTES:

- 1. SS output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.

Figure 21. SPI Master Timing (CPHA = 0)




NOTES:

- 1. \overline{SS} output mode (DDS7 = 1, SSOE = 1).
- 2. LSBF = 0. For LSBF = 1, bit order is LSB, bit 1, ..., bit 6, MSB.


Figure 22. SPI Master Timing (CPHA =1)

AC Characteristics



1. Not defined but normally MSB of character just received.

Figure 23. SPI Slave Timing (CPHA = 0)



NOTE:

1. Not defined but normally LSB of character just received

Figure 24. SPI Slave Timing (CPHA = 1)

3.11 Analog Comparator (ACMP) Electricals

Table 16. Analog Comparator Electrical Specifications

| С | Characteristic | Symbol | Min | Typical | Max | Unit |
|---|--|--------------------|----------------|---------|----------|------|
| D | Supply voltage | V_{DD} | 1.8 | _ | 3.6 | V |
| Р | Supply current (active) | I _{DDAC} | _ | 20 | 35 | μА |
| D | Analog input voltage | V _{AIN} | $V_{SS} - 0.3$ | _ | V_{DD} | V |
| Р | Analog input offset voltage | V _{AIO} | | 20 | 40 | mV |
| С | Analog comparator hysteresis | V _H | 3.0 | 9.0 | 15.0 | mV |
| Р | Analog input leakage current | I _{ALKG} | _ | _ | 1.0 | μΑ |
| С | Analog comparator initialization delay | t _{AINIT} | _ | _ | 1.0 | μS |

3.12 ADC Characteristics

Table 17. 16-bit ADC Operating Conditions

| Num | Characteris tic | Conditions | Symb | Min | Typ ¹ | Max | Unit | Comment |
|-----|----------------------|--|-------------------|-------------------|------------------|-------------------|------|---------|
| 1 | Supply | Absolute | V_{DDA} | 1.8 | _ | 3.6 | V | |
| 2 | voltage | Delta to V _{DD} (V _{DD} -V _{DDA}) ² | ΔV_{DDA} | -100 | 0 | 100 | mV | |
| 3 | Ground voltage | Delta to V _{SS} (V _{SS} -V _{SSA}) ² | ΔV_{SSA} | -100 | 0 | 100 | mV | |
| 4 | Ref Voltage High | | V _{REFH} | 1.15 | V_{DDA} | V_{DDA} | V | |
| 5 | Ref Voltage Low | | V _{REFL} | V_{SSA} | V_{SSA} | V_{SSA} | V | |
| 6 | Input Voltage | | V _{ADIN} | V _{REFL} | _ | V _{REFH} | V | |
| 7 | Input Capacitance | 16-bit modes 8/10/12-bit modes | C _{ADIN} | _ | 8 4 | 10 5 | pF | |
| 8 | Input Resistance | | R _{ADIN} | _ | 2 | 5 | kΩ | |

ADC Characteristics

Table 17. 16-bit ADC Operating Conditions

| Num | Characteris tic | Conditions | Symb | Min | Typ ¹ | Max | Unit | Comment |
|-----|----------------------------------|--|-------------------|-----|------------------|---------------|------|---------------------|
| 9 | Analog Source Resistance | 16 bit modes $f_{ADCK} > 8MHz$ $4MHz < f_{ADCK} < 8MHz$ $f_{ADCK} < 4MHz$ | | | _ _ _ | 0.5 1 2 | | |
| 10 | | 13/12 bit modes $f_{ADCK} > 8MHz$ $4MHz < f_{ADCK} < 8MHz$ $f_{ADCK} < 4MHz$ | R _{AS} | | _ _ _ | 1 2 5 | kΩ | External to MCU |
| 11 | | 11/10 bit modes $f_{ADCK} > 8MHz$ $4MHz < f_{ADCK} < 8MHz$ $f_{ADCK} < 4MHz$ | | | _ _ _ | 2 5 10 | | Assumes ADLSMP=0 |
| 12 | | 9/8 bit modes f _{ADCK} > 8MHz f _{ADCK} < 8MHz | | | | 5 10 | | |
| 13 | | ADLPC = 0, ADHSC = 1 | | 1.0 | _ | 8 | | |
| 14 | ADC Conversion Clock Freq. | ADLPC = 0, ADHSC = 0 | f _{ADCK} | 1.0 | _ | 5 | MHz | |
| 15 | | ADLPC = 1, ADHSC = 0 | | 1.0 | _ | 2.5 | | |

Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 1.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

² DC potential difference.




Figure 25. ADC Input Impedance Equivalency Diagram

Table 18. 16-bit ADC Characteristics full operating range($V_{REFH} = V_{DDA} > 1.8$, $V_{REFL} = V_{SSA}$, $F_{ADCK} \le 8MHz$)

| Characteristic | Conditions ¹ | С | Symb | Min | Typ ² | Max | Unit | Comment |
|------------------------------|-----------------------------|--|--------------------|-----|------------------|-----|------|------------------------|
| Supply Current | ADLPC = 1, ADHSC = 0 | | | _ | 215 | _ | | ADLOMB O |
| | ADLPC = 0, ADHSC = 0 | Т | I _{DDA} | _ | 470 | _ | μΑ | ADLSMP = 0 ADCO = 1 |
| | ADLPC=0, ADHSC=1 | | | _ | 610 | _ | | |
| Supply Current | Stop, Reset, Module Off | С | I _{DDA} | _ | 0.01 | _ | μΑ | |
| ADC | ADLPC = 1, ADHSC = 0 | | | _ | 2.4 | _ | | |
| Asynchronous Clock Source | ADLPC = 0, ADHSC = 0 | Р | f _{ADACK} | _ | 5.2 | _ | MHz | t _{ADACK} = |
| | ADLPC = 0, ADHSC = 1 | | | _ | 6.2 | _ | | 1/f _{ADACK} |
| Sample Time | See reference manual for sa | mple t | imes | | | | | |
| Conversion Time | See reference manual for co | ee reference manual for conversion times | | | | | | |

ADC Characteristics

Table 18. 16-bit ADC Characteristics full operating range($V_{REFH} = V_{DDA} > 1.8$, $V_{REFL} = V_{SSA}$, $F_{ADCK} \le 8MHz$)

| Characteristic | Conditions ¹ | С | Symb | Min | Typ ² | Max | Unit | Comment |
|-------------------------------|--|---|-----------------|-----|------------------|--------------------|------------------|--|
| Total Unadjusted | 16-bit differential mode 16-bit single-ended mode | Т | TUE | _ | ±16 ±20 | +48/-40 +56/-28 | LSB ³ | 32x Hardware |
| Error | 13-bit differential mode 12-bit single-ended mode | Т | | _ | ±1.5 ±1.75 | ±3.0 ±3.5 | | Averaging (AVGE = %1 AVGS = %11) |
| | 11-bit differential mode 10-bit single-ended mode | Т | | | ±0.7 ±0.8 | ±1.5 ±1.5 | | |
| | 9-bit differential mode 8-bit single-ended mode | Т | | | ±0.5 ±0.5 | ±1.0 ±1.0 | | |
| Differential Non-Linearity | 16-bit differential mode 16-bit single-ended mode | Т | DNL | _ | ±2.5 ±2.5 | +5/-3 +5/-3 | LSB ² | |
| | 13-bit differential mode 12-bit single-ended mode | Т | | | ±0.7 ±0.7 | ±1 ±1 | | |
| | 11-bit differential mode 10-bit single-ended mode | Т | | _ | ±0.5 ±0.5 | ±0.75 ±0.75 | | |
| | 9-bit differential mode 8-bit single-ended mode | Т | | _ | ±0.2 ±0.2 | ±0.5 ±0.5 | | |
| Integral Non-Linearity | 16-bit differential mode 16-bit single-ended mode | Т | INL | _ | ±6.0 ±10.0 | ±16.0 ±20.0 | LSB ² | |
| | 13-bit differential mode 12-bit single-ended mode | Т | | _ | ±1.0 ±1.0 | ±2.5 ±2.5 | | |
| | 11-bit differential mode 10-bit single-ended mode | Т | | _ | ±0.5 ±0.5 | ±1.0 ±1.0 | | |
| | 9-bit differential mode 8-bit single-ended mode | Т | | _ | ±0.3 ±0.3 | ±0.5 ±0.5 | | |
| Zero-Scale Error | 16-bit differential mode 16-bit single-ended mode | Т | E _{ZS} | _ | ±4.0 ±4.0 | +32/-24 +24/-16 | LSB ² | V _{ADIN} = V _{SSA} |
| | 13-bit differential mode 12-bit single-ended mode | Т | | | ±0.7 ±0.7 | ±2.5 ±2.0 | | |
| | 11-bit differential mode 10-bit single-ended mode | Т | | | ±0.4 ±0.4 | ±1.0 ±1.0 | | |
| | 9-bit differential mode 8-bit single-ended mode | Т | | | ±0.2 ±0.2 | ±0.5 ±0.5 | | |

Table 18. 16-bit ADC Characteristics full operating range($V_{REFH} = V_{DDA} > 1.8$, $V_{REFL} = V_{SSA}$, $F_{ADCK} \le 8MHz$)

| | ı | | 1 | 1 | 1 | 1 | | |
|---------------------------------|---|---|---------------------|--------------------------------------|--------------------------------------|--------------------------|------------------|--|
| Characteristic | Conditions ¹ | С | Symb | Min | Typ ² | Max | Unit | Comment |
| Full-Scale Error | 16-bit differential mode 16-bit single-ended mode | Т | E _{FS} | _ | +10/0 +14/0 | +42/-2 +46/-2 | LSB ² | $V_{ADIN} = V_{DDA}$ |
| | 13-bit differential mode 12-bit single-ended mode | Т | | _ | ±1.0 ±1.0 | ±3.5 ±3.5 | | |
| | 11-bit differential mode 10-bit single-ended mode | Т | | | ±0.4 ±0.4 | ±1.5 ±1.5 | | |
| | 9-bit differential mode 8-bit single-ended mode | Т | | _ | ±0.2 ±0.2 | ±0.5 ±0.5 | | |
| Quantization | 16-bit modes | D | EQ | _ | -1 to 0 | _ | LSB ² | |
| Error | ≤13-bit modes | | | _ | | ±0.5 | | |
| Effective Number of Bits | 16-bit differential mode Avg = 32 Avg = 16 Avg = 8 Avg = 4 Avg = 1 | С | ENOB | 12.8 12.7 12.6 12.5 11.9 | 14.2 13.8 13.6 13.3 12.5 | | Bits | F _{in} = F _{sample} /100 |
| | 16-bit single-ended mode Avg = 32 Avg = 16 Avg = 8 Avg = 4 Avg = 1 | D | | | 13.2 12.8 12.6 12.3 11.5 | | | |
| Signal to Noise plus Distortion | See ENOB | | SINAD | SINAD = | = 6.02 · ENC | <i>DB</i> + 1. 76 | dB | |
| Total Harmonic Distortion | 16-bit differential mode Avg = 32 | С | THD | _ | -91.5 | -74.3 | dB | F _{in} = F _{sample} /100 |
| | 16-bit single-ended mode Avg = 32 | D | | _ | -85.5 | _ | | |
| Spurious Free Dynamic | 16-bit differential mode Avg = 32 | С | SFDR | 75.0 | 92.2 | _ | dB | F _{in} = F _{sample} /100 |
| Range | 16-bit single-ended mode Avg = 32 | D | | _ | 86.2 | _ | | |
| Input Leakage Error | all modes | D | E _{IL} | | I _{In} * R _{AS} | | mV | I _{In} = leakage current (refer to DC characteristics) |
| Temp Sensor | -40 °C– 25 °C | С | m | | 1.646 | | mV/°C | |
| Slope | 25 °C– 125 °C | | | _ | 1.769 | _ | | |
| Temp Sensor Voltage | 25 °C | С | V _{TEMP25} | _ | 701.2 | _ | mV | |

ADC Characteristics

Table 19. 16-bit ADC Characteristics($V_{REFH} = V_{DDA} \ge 2.7V$, $V_{REFL} = V_{SSA}$, $F_{ADCK} \le 4MHz$, ADHSC=1)

| Characteristic | Conditions ¹ | С | Symb | Min | Typ ² | Max | Unit | Comment |
|-------------------------------|--|---|-----------------|-----|------------------|--------------------|------------------|--|
| Total Unadjusted | 16-bit differential mode 16-bit single-ended mode | Т | TUE | _ | ±16 ±20 | +24/-24 +32/-20 | LSB ³ | 32x Hardware |
| Error | 13-bit differential mode 12-bit single-ended mode | Т | | _ | ±1.5 ±1.75 | ±2.0 ±2.5 | | Averaging (AVGE = %1 AVGS = %11) |
| | 11-bit differential mode 10-bit single-ended mode | Т | | | ±0.7 ±0.8 | ±1.0 ±1.25 | | |
| | 9-bit differential mode 8-bit single-ended mode | Т | | | ±0.5 ±0.5 | ±1.0 ±1.0 | | |
| Differential Non-Linearity | 16-bit differential mode 16-bit single-ended mode | Т | DNL | | ±2.5 ±2.5 | ±3 ±3 | LSB ² | |
| | 13-bit differential mode 12-bit single-ended mode | Т | | | ±0.7 ±0.7 | ±1 ±1 | | |
| | 11-bit differential mode 10-bit single-ended mode | Т | | | ±0.5 ±0.5 | ±0.75 ±0.75 | | |
| | 9-bit differential mode 8-bit single-ended mode | Т | | | ±0.2 ±0.2 | ±0.5 ±0.5 | | |
| Integral Non-Linearity | 16-bit differential mode 16-bit single-ended mode | Т | INL | _ | ±6.0 ±10.0 | ±12.0 ±16.0 | LSB ² | |
| | 13-bit differential mode 12-bit single-ended mode | Т | | _ | ±1.0 ±1.0 | ±2.0 ±2.0 | | |
| | 11-bit differential mode 10-bit single-ended mode | Т | | _ | ±0.5 ±0.5 | ±1.0 ±1.0 | | |
| | 9-bit differential mode 8-bit single-ended mode | Т | | | ±0.3 ±0.3 | ±0.5 ±0.5 | | |
| Zero-Scale Error | 16-bit differential mode 16-bit single-ended mode | Т | E _{ZS} | _ | ±4.0 ±4.0 | +16/0 +16/-8 | LSB ² | $V_{ADIN} = V_{SSA}$ |
| | 13-bit differential mode 12-bit single-ended mode | Т | | _ | ±0.7 ±0.7 | ±2.0 ±2.0 | | |
| | 11-bit differential mode 10-bit single-ended mode | Т | | _ | ±0.4 ±0.4 | ±1.0 ±1.0 | | |
| | 9-bit differential mode 8-bit single-ended mode | Т | | _ | ±0.2 ±0.2 | ±0.5 ±0.5 | | |

 $^{^{\}rm 1}~$ All accuracy numbers assume the ADC is calibrated with $\rm V_{REFH}\!\!=\!\!V_{DDA}$

Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK}=2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

 $^{^{3}}$ 1 LSB = $(V_{REFH} - V_{REFL})/2^{N}$

Table 19. 16-bit ADC Characteristics(V_{REFH} = V_{DDA} \geq 2.7V, V_{REFL} = V_{SSA}, F_{ADCK} \leq 4MHz, ADHSC=1)

| Characteristic | Conditions ¹ | С | Symb | Min | Typ ² | Max | Unit | Comment |
|---------------------------------|---|---|---------------------|--------------------------------------|--------------------------------------|-----------------------|------------------|--|
| Full-Scale Error | 16-bit differential mode 16-bit single-ended mode | Т | E _{FS} | _ | +8/0 +12/0 | +24/0 +24/0 | LSB ² | $V_{ADIN} = V_{DDA}$ |
| | 13-bit differential mode 12-bit single-ended mode | Т | | _ | ±0.7 ±0.7 | ±2.0 ±2.5 | | |
| | 11-bit differential mode 10-bit single-ended mode | Т | | | ±0.4 ±0.4 | ±1.0 ±1.0 | | |
| | 9-bit differential mode 8-bit single-ended mode | Т | | | ±0.2 ±0.2 | ±0.5 ±0.5 | | |
| Quantization | 16 bit modes | D | EQ | _ | -1 to 0 | _ | LSB ² | |
| Error | ≤13 bit modes | | | _ | _ | ±0.5 | | |
| Effective Number of Bits | 16 bit differential mode Avg=32 Avg=16 Avg=8 Avg=4 Avg=1 | С | ENOB | 14.3 13.8 13.4 13.1 12.4 | 14.5 14.0 13.7 13.4 12.6 | _ _ _ _ _ | Bits | F _{in} = F _{sample} /100 |
| | 16 bit single-ended mode Avg=32 Avg=16 Avg=8 Avg=4 Avg=1 | | | TBD TBD TBD TBD TBD | 13.5 13.0 12.7 12.4 11.6 | _ _ _ _ _ | | |
| Signal to Noise plus Distortion | See ENOB | | SINAD | SINAD = | = 6.02 *ENC | OB +1.76 | dB | |
| Total Harmonic Distortion | 16 bit differential mode Avg=32 | С | THD | _ | -95.8 | -90.4 | dB | F _{in} = F _{sample} /100 |
| | 16 bit single-ended mode Avg=32 | D | | _ | _ | _ | | |
| Spurious Free Dynamic | 16 bit differential mode Avg=32 | С | SFDR | 91.0 | 96.5 | | dB | F _{in} = F _{sample} /100 |
| Range | 16 bit single-ended mode Avg=32 | D | | _ | _ | _ | | |
| Input Leakage Error | all modes | D | E _{IL} | | I _{In} * R _{AS} | | mV | I _{In} = leakage current (refer to DC characteristics) |
| Temp Sensor | -40 °C– 25 °C | D | m | _ | 1.646 | _ | mV/°C | |
| Slope | 25 °C– 125 °C | | | _ | 1.769 | _ | | |
| Temp Sensor Voltage | 25 °C | D | V _{TEMP25} | _ | 701.2 | _ | mV | |

¹ All accuracy numbers assume the ADC is calibrated with V_{REFH}=V_{DDA}

VREF Specifications

3.13 VREF Specifications

Table 20. VREF Electrical Specifications

| Num | Characteristic | Symbol | Min | Max | Unit |
|-----|--|-------------------|-----------------------|------------------|-------|
| 1 | Supply voltage | V_{DD} | 1.80 | 3.60 | V |
| 2 | Operating temperature range | T _{op} | -40 | 105 | С |
| 3 | Maximum Load | _ | _ 10 | | mA |
| | Opera | tion across Tempe | rature | | |
| 4 | V Room Temp | V Room Temp | 1.135 | 1.165 | V |
| 5 | Untrimmed –40 °C | Untrimmed –40 °C | −2 to −6 from Volt | Room Temp age | mV |
| 6 | Trimmed –40 °C | Trimmed –40 °C | ± 1 from Room | n Temp Voltage | mV |
| 7 | Untrimmed 0 °C | Untrimmed 0 °C | +1 to -2 from Volt | Room Temp age | mV |
| | Trimmed 0 °C | Trimmed 0 °C | ± 0.5 from Room | m Temp Voltage | mV |
| 8 | Untrimmed 50 °C | Untrimmed 50 °C | +1 to -2 from Volt | Room Temp age | mV |
| 9 | Trimmed 50 °C | Trimmed 50 °C | ± 0.5 from Room | m Temp Voltage | mV |
| 10 | Untrimmed 85 °C | Untrimmed 85 °C | 0 to -4 from Roc | om Temp Voltage | mV |
| 11 | Trimmed 85 °C | Trimmed 85 °C | ± 0.5 from Room | m Temp Voltage | mV |
| 12 | Untrimmed 125 °C | Untrimmed 125 °C | −2 to −6 from Volt | Room Temp age | mV |
| 13 | Trimmed 125 °C | Trimmed 125 °C | ± 1 from Room | n Temp Voltage | mV |
| 14 | Load Bandwidth | _ | _ | _ | _ |
| 15 | Load Regulation Mode = 10 at 1mA load | Mode = 10 | 20 | 100 | μV/mA |
| 16 | Line Regulation (Power Supply | DC | ± 0.1 from Room | m Temp Voltage | mV |
| 10 | Rejection) | AC | -6 | 60 | dB |
| | F | Power Consumption | n | | |
| 17 | Powered down Current (Stop Mode, VREFEN = 0, VRSTEN = 0) | I | 100 | | μА |
| 18 | Bandgap only (Mode[1:0] 00) | I | _ | 75 | μА |
| 19 | Low-Power buffer (Mode[1:0] 01) | I | _ | 125 | μА |
| 20 | Tight-Regulation buffer (Mode[1:0] 10) | I | - 1.1 | | mA |
| 21 | Reserved (Mode[1:0] 11) | _ | _ | _ | _ |

MC9S08LH64 Series MCU Data Sheet, Rev. 6

 $^{^2}$ Typical values assume V_{DDA} = 3.0 V, Temp = 25 °C, f_{ADCK} = 2.0 MHz unless otherwise stated. Typical values are for reference only and are not tested in production.

 $^{^{3}}$ 1 LSB = $(V_{REFH} - V_{REFL})/2^{N}$

LCD Specifications 3.14

Table 21. LCD Electricals, 3-V Glass

| # | С | Characteristic | Symbol | Min | Тур | Max | Unit |
|----|---|--|--------------------|------|------|-------------------|------------------------|
| 1 | D | LCD Supply Voltage | V_{LCD} | 0.9 | 1.5 | 1.8 | V |
| 2 | D | LCD Frame Frequency | f _{Frame} | 28 | 30 | 58 | Hz |
| 3 | D | LCD Charge Pump Capacitance | C _{LCD} | _ | 100 | 100 | nF |
| 4 | D | LCD Bypass Capacitance | C _{BYLCD} | _ | 100 | 100 | nF |
| 5 | D | LCD Glass Capacitance | C _{glass} | _ | 2000 | 8000 | pF |
| 6 | D | HRefSel = 0 | V | 0.89 | 1.00 | 1.15 | V |
| 7 | | V _{IREG} HRefSel = 1 | V _{IREG} | 1.49 | 1.67 | 1.85 ¹ | V |
| 8 | D | V _{IREG} TRIM Resolution | Δ_{RTRIM} | 1.5 | _ | _ | % V _{IREG} |
| 9 | D | V_{IREG} Ripple HRefSel = 0 | _ | _ | _ | 0.1 | V |
| 10 | | HRefSel = 1 | _ | _ | _ | 0.15 | ' |
| 11 | D | V _{LCD} Buffered Adder ² | I _{Buff} | _ | 1 | | μА |

V_{IREG} Max can not exceed V_{DD} – 0.15 V
 VSUPPLY = 10, BYPASS = 0

3.15 Flash Specifications

This section provides details about program/erase times and program-erase endurance for the flash memory.

Program and erase operations do not require any special power sources other than the normal V_{DD} supply. For more detailed information about program/erase operations, see the Memory section of the reference manual.

Table 22. Flash Characteristics

| # | С | Characteristic | Symbol | Min | Typical | Max | Unit |
|---|---|---|-------------------------|-----|---------|------|-------------------|
| 1 | D | Supply voltage for program/erase -40 °C to 85 °C | V _{prog/erase} | 1.8 | _ | 3.6 | V |
| 2 | D | Supply voltage for read operation | V _{Read} | 1.8 | _ | 3.6 | V |
| 3 | D | Internal FCLK frequency ¹ | f _{FCLK} | 150 | _ | 200 | kHz |
| 4 | D | Internal FCLK period (1/FCLK) | t _{Fcyc} | 5 | _ | 6.67 | μS |
| 5 | Р | Byte program time (random location) ² | t _{prog} | | 9 | | t _{Fcyc} |
| 6 | Р | Byte program time (burst mode) ² | t _{Burst} | | 4 | | t _{Fcyc} |
| 7 | Р | Page erase time ² | t _{Page} | | 4000 | | t _{Fcyc} |
| 8 | Р | Mass erase time ² | t _{Mass} | | 20,000 | | t _{Fcyc} |
| 9 | D | Byte program current ³ | R _{IDDBP} | _ | 4 | _ | mA |

¹ The frequency of this clock is controlled by a software setting.

MC9S08LH64 Series MCU Data Sheet, Rev. 6

EMC Performance

3.16 EMC Performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation all play a significant role in EMC performance. The system designer should consult Freescale applications notes such as AN2321, AN1050, AN1263, AN2764, and AN1259 available on www.freescale.com for advice and guidance specifically targeted at optimizing EMC performance.

3.16.1 Radiated Emissions

Microcontroller radiated RF emissions are measured from 150 kHz to 1 GHz using the TEM/GTEM Cell method in accordance with the IEC 61967-2 and SAE J1752/3 standards. The measurement is performed with the microcontroller installed on a custom EMC evaluation board while running specialized EMC test software. The radiated emissions from the microcontroller are measured in a TEM cell in two package orientations (North and East).

4 Ordering Information

This appendix contains ordering information for the device numbering system.

Memory Device Number¹ Available Packages² Flash RAM 64 KB 4000 80-pin LQFP MC9S08LH64 64 KB 4000 64-pin LQFP 36 KB 4000 80-pin LQFP MC9S08LH36 64-pin LQFP 36 KB 4000

Table 23. Device Numbering System

4.1 Device Numbering System


Example of the device numbering system:

² These values are hardware state machine controlled. User code does not need to count cycles. This information supplied for calculating approximate time to program and erase.

The program and erase currents are additional to the standard run I_{DD} . These values are measured at room temperatures with $V_{DD} = 3.0 \text{ V}$, bus frequency = 4.0 MHz.

¹ See Table 1 for a complete description of modules included on each device.

² See Table 24 for package information.



4.2 Package Information

Table 24. Package Descriptions

| Pin Count | Package Type | Abbreviation | Designator | Case No. | Document No. |
|-----------|-----------------------|--------------|------------|----------|--------------|
| 80 | Low Quad Flat Package | LQFP | LK | 917A | 98ASS23237W |
| 64 | Low Quad Flat Package | LQFP | LH | 840F | 98ASS23234W |

4.3 Mechanical Drawings

Table 24 provides the available package types and their document numbers. The latest package outline/mechanical drawings are available on the MC9S08LH64 Series Product Summary pages at http://www.freescale.com.

To view the latest drawing, either:

- Click on the appropriate link in Table 24, or
- Open a browser to the Freescale website (http://www.freescale.com), and enter the appropriate document number (from Table 24) in the "Enter Keyword" search box at the top of the page.

How to Reach Us:

Home Page:

www.freescale.com

Web Support:

http://www.freescale.com/support

USA/Europe or Locations Not Listed:

Freescale Semiconductor, Inc.
Technical Information Center, EL516
2100 East Elliot Road
Tempe, Arizona 85284
1-800-521-6274 or +1-480-768-2130
www.freescale.com/support

Europe, Middle East, and Africa:

Freescale Halbleiter Deutschland GmbH Technical Information Center Schatzbogen 7 81829 Muenchen, Germany +44 1296 380 456 (English) +46 8 52200080 (English) +49 89 92103 559 (German) +33 1 69 35 48 48 (French) www.freescale.com/support

Japan:

Freescale Semiconductor Japan Ltd. Headquarters ARCO Tower 15F 1-8-1, Shimo-Meguro, Meguro-ku, Tokyo 153-0064 Japan 0120 191014 or +81 3 5437 9125 support.japan@freescale.com

Asia/Pacific:

Freescale Semiconductor China Ltd. Exchange Building 23F No. 118 Jianguo Road Chaoyang District Beijing 100022 China +86 10 5879 8000 support.asia@freescale.com

For Literature Requests Only:

Freescale Semiconductor Literature Distribution Center P.O. Box 5405
Denver, Colorado 80217
1-800-441-2447 or +1-303-675-2140
Fax: +1-303-675-2150
LDCForFreescaleSemiconductor@hibbertgroup.com

Information in this document is provided solely to enable system and software implementers to use Freescale Semiconductor products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Freescale Semiconductor reserves the right to make changes without further notice to any products herein. Freescale Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals", must be validated for each customer application by customer's technical experts. Freescale Semiconductor does not convey any license under its patent rights nor the rights of others. Freescale Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Freescale Semiconductor product could create a situation where personal injury or death may occur. Should Buyer purchase or use Freescale Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold Freescale Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Freescale Semiconductor was negligent regarding the design or manufacture of the part.

RoHS-compliant and/or Pb-free versions of Freescale products have the functionality and electrical characteristics as their non-RoHS-compliant and/or non-Pb-free counterparts. For further information, see http://www.freescale.com or contact your Freescale sales representative.

For information on Freescale's Environmental Products program, go to http://www.freescale.com/epp.

Freescale[™] and the Freescale logo are trademarks of Freescale Semiconductor, Inc. All other product or service names are the property of their respective owners.

© Freescale Semiconductor, Inc. 2009-2012. All rights reserved.

