

# FQP6N60C/FQPF6N60C

## **600V N-Channel MOSFET**

### **General Description**

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

#### **Features**

- 5.5A, 600V,  $R_{DS(on)}$  = 2.0 $\Omega$  @V<sub>GS</sub> = 10 V Low gate charge ( typical 16 nC)
- Low Crss (typical 7 pF)
- Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability



# **Absolute Maximum Ratings** T<sub>C</sub> = 25°C unless otherwise noted

Symbol	Parameter		FQP6N60C	FQPF6N60C	Units
$V_{DSS}$	Drain-Source Voltage		600		V
I <sub>D</sub>	Drain Current - Continuous (T <sub>C</sub> = 25°C)		5.5	5.5 *	Α
	- Continuous (T <sub>C</sub> = 100°C)		3.3	3.3 *	Α
$I_{DM}$	Drain Current - Pulsed	(Note 1)	22	22 *	Α
V <sub>GSS</sub>	Gate-Source Voltage		± 30		V
E <sub>AS</sub>	Single Pulsed Avalanche Energy (Note 2		300		mJ
I <sub>AR</sub>	Avalanche Current	(Note 1)	5.5		Α
E <sub>AR</sub>	Repetitive Avalanche Energy (Note 1)		12.5		mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		4.5		V/ns
$P_{D}$	Power Dissipation (T <sub>C</sub> = 25°C)		125	40	W
	- Derate above 25°C		1.0	0.31	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 to +150		°C
T <sub>L</sub>	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300		°C

<sup>\*</sup> Drain current limited by maximum junction temperature.

### **Thermal Characteristics**

Symbol	Parameter	FQP6N60C	FQPF6N60C	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	1.0	3.2	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink Typ.	0.5		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	62.5	°C/W

Symbol	Parameter	Test Conditions	M	n	Тур	Max	Units
Off Cha	racteristics						
BV <sub>DSS</sub>	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	60	0			V
ΔBV <sub>DSS</sub> / ΔΤ <sub>J</sub>	Breakdown Voltage Temperature Coefficient	$I_D$ = 250 $\mu$ A, Referenced to	25°C -		0.6		V/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 600 V, V <sub>GS</sub> = 0 V				1	μА
		V <sub>DS</sub> = 480 V, T <sub>C</sub> = 125°C	_	-		10	μΑ
I <sub>GSSF</sub>	Gate-Body Leakage Current, Forward	V <sub>GS</sub> = 30 V, V <sub>DS</sub> = 0 V	_			100	nA
I <sub>GSSR</sub>	Gate-Body Leakage Current, Reverse	V <sub>GS</sub> = -30 V, V <sub>DS</sub> = 0 V	-			-100	nA
On Cha	racteristics						
V <sub>GS(th)</sub>	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2.	0		4.0	V
R <sub>DS(on)</sub>	Static Drain-Source On-Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 2.75 A			1.7	2.0	Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 40 \text{ V}, I_D = 2.75 \text{ A}$	Note 4)		4.8		S
<b>Dynam</b> i C <sub>iss</sub>	ic Characteristics Input Capacitance				620	810	pF
C <sub>oss</sub>	Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz			65	85	рF
C <sub>rss</sub>	Reverse Transfer Capacitance				7	10	ρF
- 133	Trovolos Hallolo Sapasianos				•		μ.
Switchi	ng Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time	$V_{DD} = 300 \text{ V, I}_{D} = 5.5\text{A},$ $R_{G} = 25 \Omega$		-	15	40	ns
t <sub>r</sub>	Turn-On Rise Time				45	100	ns
t <sub>d(off)</sub>	Turn-Off Delay Time		-	-	45	100	ns
t <sub>f</sub>	Turn-Off Fall Time	(No	te 4, 5)		45	100	ns
$Q_g$	Total Gate Charge	$V_{DS} = 480 \text{ V}, I_{D} = 5.5\text{A},$	-		16	20	nC
$Q_{gs}$	Gate-Source Charge	V <sub>GS</sub> = 10 V (Note 4, 5)			3.5		nC
$Q_{gd}$	Gate-Drain Charge				6.5		nC
Drain-S	Source Diode Characteristics a	nd Maximum Ratings					
I <sub>S</sub>	Maximum Continuous Drain-Source Diode Forward Current		_			5.5	Α
I <sub>SM</sub>	Maximum Pulsed Drain-Source Diode F	ode Forward Current				22	Α
V <sub>SD</sub>	Drain-Source Diode Forward Voltage	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 5.5 A				1.4	V
t <sub>rr</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_S = 5.5 \text{ A},$			310		ns
Q <sub>rr</sub>	Reverse Recovery Charge	$dI_F/dt = 100 A/\mu s$	Note 4)		2.1		μС

- Notes: 
  1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 18.2mH, I<sub>AS</sub> = 5.5 A, V<sub>DD</sub> = 50V, R<sub>G</sub> = 25 Ω, Starting T<sub>J</sub> = 25°C 3. I<sub>SD</sub> ≤ 5.5A, di/dt ≤ 200A/μs, V<sub>DD</sub> ≤ BV<sub>DSS</sub>, Starting T<sub>J</sub> = 25°C 4. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

# Typical Characteristics Typical Characteristics (Continued)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation with Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2004 Fairchild Semiconductor Corporation Rev. A, March 2004

# **Typical Characteristics** (Continued)




Figure 7. Breakdown Voltage Variation vs Temperature




Figure 8. On-Resistance Variation vs Temperature




Figure 9-1. Maximum Safe Operating Area for FQP6N60C




Figure 9-2. Maximum Safe Operating Area for FQPF6N60C




Figure 10. Maximum Drain Current vs Case Temperature

# Typical Characteristics (Continued)




Figure 11-1. Transient Thermal Response Curve for FQP6N60C






Figure 11-2. Transient Thermal Response Curve for FQPF6N60C

004 Fairchild Semiconductor Corporation Rev. A, March 2004


# **Gate Charge Test Circuit & Waveform**




## **Resistive Switching Test Circuit & Waveforms**





## **Unclamped Inductive Switching Test Circuit & Waveforms**




### Peak Diode Recovery dv/dt Test Circuit & Waveforms









Body Diode Reverse Current






TO - 220





Dimensions in Millimeters



### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT Quiet Series™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FAST®	ISOPLANAR™	POPTM	Stealth™
Bottomless™	FASTr™	LittleFET™	Power247™	SuperFET™
CoolFET™	FPS™	$MICROCOUPLER^{TM}$	PowerSaver™	SuperSOT™-3
CROSSVOLT™	FRFET™	MicroFET™	PowerTrench®	SuperSOT™-6
DOME™	GlobalOptoisolator™	MicroPak™	QFET®	SuperSOT™-8
EcoSPARK™	GTO™ .	MICROWIRE™	QS <sup>TM</sup>	SyncFET™
E <sup>2</sup> CMOS <sup>TM</sup>	HiSeC™	MSX <sup>TM</sup>	QT Optoelectronics™	TinyLogic <sup>®</sup>
EnSigna™	I <sup>2</sup> C <sup>TM</sup>	MSXPro™	Quiet Series™	TINYOPTO™
FACT™	<i>i-</i> Lo <sup>™</sup>	$OCX^{TM}$	RapidConfigure™	TruTranslation™
Across the board	d. Around the world.™	OCXPro™	RapidConnect™	UHC™
The Power France		OPTOLOGIC®	SILENT SWITCHER®	UltraFET <sup>®</sup>
Programmable Active Droop™		OPTOPLANAR™	SMART START™	VCX <sup>TM</sup>

### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.