

September 2008

# **FDMS9600S**

# Dual N-Channel PowerTrench<sup>®</sup> MOSFET Q1: 30V, 32A, 8.5m $\Omega$ Q2: 30V, 30A, 5.5m $\Omega$

#### **Features**

Q1: N-Channel

- Max  $r_{DS(on)}$  = 8.5m $\Omega$  at  $V_{GS}$  = 10V,  $I_D$  = 12A
- Max  $r_{DS(on)}$  = 12.4m $\Omega$  at  $V_{GS}$  = 4.5V,  $I_{D}$  = 10A

Q2: N-Channel

- Max  $r_{DS(on)}$  = 5.5m $\Omega$  at  $V_{GS}$  = 10V,  $I_D$  = 16A
- Max  $r_{DS(on)}$  = 7.0m $\Omega$  at  $V_{GS}$  = 4.5V,  $I_D$  = 14A
- Low Qg high side MOSFET
- Low r<sub>DS(on)</sub> low side MOSFET
- Thermally efficient dual Power 56 package
- Pinout optimized for simple PCB design
- RoHS Compliant



### **General Description**


This device includes two specialized MOSFETs in a unique dual Power 56 package. It is designed to provide an optimal Synchronous Buck power stage in terms of efficiency and PCB utilization. The low switching loss "High Side" MOSFET is complemented by a Low Conduction Loss "Low Side" SyncFET.

### **Applications**

Synchronous Buck Converter for:

- Notebook System Power
- General Purpose Point of Load





## MOSFET Maximum Ratings T<sub>A</sub> = 25°C unless otherwise noted

Symbol	Parameter		Q1	Q2	Units	
$V_{DS}$	Drain to Source Voltage			30	V	
$V_{GS}$	Gate to Source Voltage			±20	V	
I <sub>D</sub>	Drain Current -Continuous (Package limited) T <sub>C</sub> = 25°C		32	30		
	-Continuous (Silicon limited) T <sub>C</sub> = 25°C		55	108	Α	
	-Continuous $T_A = 25^{\circ}C$ (	Note 1a)	12	16	1 ^	
	-Pulsed		60	60		
P <sub>D</sub>	Power Dissipation for Single Operation (Note 1a)		2.5		W	
	(	(Note 1b) 1.0		.0	T VV	
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range		-55 to	+150	°C	

#### **Thermal Characteristics**

$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1a)	1a) 50		
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	1b) 120		°C/W
$R_{\theta JC}$	Thermal Resistance, Junction to Case 3 1.2		1.2		

#### **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS9600S	FDMS9600S	Power 56	13"	12mm	3000 units

# **Electrical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Chara	cteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0V$ $I_D = 1 m A, V_{GS} = 0 V$	Q1 Q2	30 30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250μA, referenced to 25°C $I_D$ = 1mA, referenced to 25°C	Q1 Q2		35 29		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V	Q1 Q2			1 500	μА
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V	Q1 Q2			±100 ±100	nA nA
On Chara	cteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu A$ $V_{GS} = V_{DS}, I_D = 1mA$	Q1 Q2	1	1.5 1.8	3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, referenced to 25°C I <sub>D</sub> = 1mA, referenced to 25°C	Q1 Q2		-4.5 -6.0		mV/°C
r	Drain to Source On Resistance	$V_{GS} = 10V, I_D = 12A$ $V_{GS} = 4.5V, I_D = 10A$ $V_{GS} = 10V, I_D = 12A, T_J = 125^{\circ}C$	Q1		7.0 9.2 8.6	8.5 12.4 13.0	mΩ
r <sub>DS(on)</sub>	Drain to Source On Resistance	$V_{GS} = 10V, I_D = 16A$ $V_{GS} = 4.5V, I_D = 14A$ $V_{GS} = 10V, I_D = 16A, T_J = 125^{\circ}C$	Q2		4.5 5.3 5.4	5.5 7.0 8.3	11152
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = 10V, I_D = 12A$ $V_{DD} = 10V, I_D = 16A$	Q1 Q2		54 68		S
Dynamic	Characteristics						
C <sub>iss</sub>	Input Capacitance		Q1 Q2		1280 2300	1705 3060	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V, f= 1MHz	Q1 Q2		525 1545	700 2055	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		Q1 Q2		80 250	120 375	pF
							1

# **Switching Characteristics**

Gate Resistance

 $R_g$ 

t <sub>d(on)</sub>	Turn-On Delay Time		Q1 Q2	13 17	23 31	ns
t <sub>r</sub>	Rise Time	V <sub>DD</sub> = 10V, I <sub>D</sub> = 1A,	Q1 Q2	6 11	12 20	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{GS} = 10V$ , $R_{GEN} = 6\Omega$	Q1 Q2	42 54	67 86	ns
t <sub>f</sub>	Fall Time		Q1 Q2	12 32	22 51	ns
Q <sub>g(TOT)</sub>	Total Gate Charge	Q1 V <sub>DD</sub> = 15V, V <sub>GS</sub> = 4.5V, I <sub>D</sub> = 12A	Q1 Q2	9 21	13 29	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	Q2	Q1 Q2	3 8		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	$V_{DD} = 15V, V_{GS} = 4.5V, I_{D} = 16A$	Q1 Q2	2.7 6.5		nC

f = 1MHz

Q2 Q1

Q2

1.0

1.7

Ω

# **Electrical Characteristics** $T_J = 25^{\circ}C$ unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Drain-Sou	urce Diode Characteristics						
Is	Maximum Continuous Drain-Source Dio	de Forward Current	Q1 Q2			2.1 3.5	Α
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 2.1A$ (Note 2) $V_{GS} = 0V, I_S = 3.5A$ (Note 2) $V_{GS} = 0V, I_S = 8.2A$ (Note 2)	Q2		0.7 0.4 0.5	1.2 1.0 1.0	V
t <sub>rr</sub>	Reverse Recovery Time	Q1 I <sub>F</sub> = 12A, di/dt = 100A/μs	Q1 Q2		33 27		ns
Q <sub>rr</sub>	Reverse Recovery Charge	Q2 I <sub>F</sub> = 16A, di/dt = 300A/μs	Q1 Q2		20 33		nC

#### Notes

Rough is determined with the device mounted on a 1in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a.50°C/W when mounted on a 1 in² pad of 2 oz copper



b. 120°C/W when mounted on a minimum pad of 2 oz copper

2: Pulse Test: Pulse Width <  $300\mu s,$  Duty cycle < 2.0%.

# Typical Characteristics (Q1 N-Channel)T<sub>J</sub> = 25°C unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# Typical Characteristics (Q1 N-Channel)T<sub>J</sub> = 25°C unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

# **Typical Characteristics (Q2 SyncFET)**




Figure 12. On-Region Characteristics




Figure 14. Normalized On-Resistance vs Junction Temperature




Figure 16. Transfer Characteristics




Figure 13. Normalized on-Resistance vS Drain Current and Gate Voltage




Figure 15. On-Resistance vs Gate to Source Voltage




Figure 17. Source to Drain Diode Forward Voltage vs Source Current

# **Typical Characteristics**




Figure 18. Gate Charge Characteristics




Figure 19. Capacitance vs Drain to Source Voltage

## **Dimensional Outline and Pad Layout** 1.27 TYP 0.10 C -0.65 TYP 5.0 A ₿ 8 r<sup>0.40</sup> 0.63 4.25 2.67 6.0 -0.66 6.30 0.54-0.92 0.40 0.10 C TOP VIEW 4.00 -0.8 MAX RECOMMENDED LAND PATTERN // 0.10 C -(0.2)○ 0.08 C 0.05 0.00 SIDE VIEW -SEATING PLANE ⊗ 3.80±0.05 \_0.43±0.05 ♠ PIN #1 IDENT (OPTIONAL) 0.92±0.05 🙈



 $0.66 \pm 0.05$ 

0.55±0.05

BOTTOM VIEW

1.27

- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP08XrevA

2.67±0.05 ₺

-0.51±0.05 🖎

♦ 0.10 C A B♦ 0.05 C

\_0.45±0.05

2

VIEW OF UNIT OVERLAY ON LAND PATTERN

1

3

4





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™

 $\mathsf{CTL}^{\mathsf{TM}}$ Current Transfer Logic™ EcoSPARK<sup>®</sup>

EfficentMax™ EZSWITCH™ \*

fairchild®

Fairchild Semiconductor® FACT Quiet Series™

FACT<sup>®</sup> FAST® FastvCore™

FlashWriter® \*

F-PESTM FRFET®

Global Power Resource<sup>SM</sup>

Green FPS™ Green FPS™ e-Series™

GTO™ IntelliMAX™ **ISOPLANAR™** MegaBuck™

MICROCOUPLER™ MicroFET™ MicroPak™

MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™  $\mathsf{PowerTrench}^{\circledR}$ 

Programmable Active Droop™

OFFT® QS<sup>TM</sup>

Quiet Series™ RapidConfigure™

Saving our world, 1mW /W /kW at a time™

SmartMax™ SMART START™

SPM<sup>®</sup> STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™

SyncFET™ SYSTEM ® The Power Franchise®

wer franchise TinyBoost™ TinyBuck™  $\mathsf{TinyLogic}^{\mathbb{B}}$ TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™

**UHC®** 

Ultra FRFET™ UniFET™ VCX™ VisualMax™

\* EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### **ANTI-COUNTERFEITING POLICY**

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Farichild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Farichild strongly encourages customers to purchase Farichild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handing and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Farichild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.