

Video Difference Amplifier

FEATURES

Differential or Single-Ended Gain Block: ±10 (20dB)

−3dB Bandwidth: 35MHzSlew Rate: 500V/µs

Low Cost

Output Current: ±50mA

■ Settling Time: 200ns to 0.1%

CMRR at 10MHz: 45dB

Differential Gain Error: 0.2%

■ Differential Phase Error: 0.08°

Input Amplitude Limiting

Single 5V Operation

Drives Cables Directly

APPLICATIONS

- Line Receivers
- Video Signal Processing
- Gain Limiting
- Oscillators
- Tape and Disc Drive Systems

DESCRIPTION

The LT $^{\circ}$ 1194 is a video difference amplifier optimized for operation on \pm 5V and a single 5V supply. The amplifier has a fixed gain of 20dB and features adjustable input limiting to control tough overdrive applications. It has uncommitted high input impedance (+) and (–) inputs, and can be used in differential or single-ended configurations.


The LT1194's high slew rate $500V/\mu s$, wide bandwidth 35MHz, and $\pm 50mA$ output current make it ideal for driving cables directly. This versatile amplifier is easy to use for video or applications requiring speed, accuracy and low cost.

The LT1194 is available in 8-pin PDIP and SO packages.


17, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION

Wideband Differential Amplifier with Limiting



Sine Wave Reduced by Limiting




200kHz SINE WAVE WITH $V_{CONTROL} = -5V, -4V, -3V, -2V$



ABSOLUTE MAXIMUM RATINGS

(Note 1)
Total Supply Voltage (V ⁺ to V ⁻)
Differential Input Voltage ±6V
Input Voltage $\pm V_S$
Output Short Circuit Duration (Note 2) Continuous
Operating Temperature Range
LT1194M (OBSOLETE) 55°C to 125°C
LT1194C 0°C to 70°C
Maximum Junction Temperature 150°C
Storage Temperature Range – 65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS

 $V_S = \pm 5V$, $V_{BFF} = 0V$, Null Pins 1 and 8 open circuit, $T_A = 25^{\circ}C$, $C_L \le 10pF$, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	LT1194M/C	MAX	UNITS
V _{OS}	Input Offset Voltage	All Packages	All Packages		1	6	mV
I _{OS}	Input Offset Current				0.2	3	μА
I _B	Input Bias Current				±0.5	±3.5	μА
e _n	Input Noise Voltage	f ₀ = 10kHz			15		nV/√Hz
in	Input Noise Current	f ₀ = 10kHz			4		pA/√Hz
R _{IN}	Input Resistance	Either Input			30		kΩ
C _{IN}	Input Capacitance	Either Input			2		pF
	Input Voltage Range			-2.5		3.5	V
CMRR	Common Mode Rejection Ratio	$V_{CM} = -2.5V \text{ to } 3.5V$		65	80		dB
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375 V \text{ to } \pm 8 V$	$V_S = \pm 2.375 \text{V to } \pm 8 \text{V}$		80		dB
V _{OMAX}	Maximum Output Signal	$V_S = \pm 8V \text{ (Note 3)}$		±3	±4.3		V
V_{LIM}	Output Voltage Limit	$V_i = \pm 0.5 V, V_C = 2 V$ (Note	$V_{i} = \pm 0.5V, V_{C} = 2V \text{ (Note 4)}$		±20	±120	mV
V _{OUT}	Output Voltage Swing	$V_S = \pm 8V, V_{REF} = 4V$	R _L = 1k	6.6	6.9		V
			$R_L = 100\Omega$	6.3	6.7		V
		$V_S = \pm 8V, V_{REF} = -4V$	R _L = 1k	-6.7	-7.4		V
			$R_L = 100\Omega$	-6.4	-6.7		V
		$V_S = \pm 5V$, $V_{REF} = 0V$, $R_L =$: 1k	±3	±4		V
G _E	Gain Error	$V_0 = \pm 3V$	R _L = 1k		0.5	3	%
			$R_L = 100\Omega$		0.5	3	%
SR	Slew Rate	$V_0 = \pm 1V$, $R_L = 1k$ (Notes 5, 9)		350	500		V/µs
FPBW	Full-Power Bandwidth	$V_0 = 6V_{P-P}$ (Note 6)		18.5	26.5		MHz
BW	Small-Signal Bandwidth				35		MHz
t _r , t _f	Rise Time, Fall Time	$R_L = 1k$, $V_0 = \pm 500$ mV, 20% to 80% (Note 9)		4	6	8	ns
t _{PD}	Propagation Delay	R _L = 1k, V ₀ = ±125mV, 50% to 50%			6.5		ns

ELECTRICAL CHARACTERISTICS

 V_S = $\pm 5V,~V_{REF}$ = 0V, Null Pins 1 and 8 open circuit, T_A = 25°C, $C_L \!\! \leq \! 10 pF,$ unless otherwise noted.

						LT1194M/C			
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS		
	Overshoot	$V_0 = \pm 125 \text{mV}$			0		%		
t _s	Settling Time	3V Step, 0.1% (Note 7)			200		ns		
Diff A _V	Differential Gain	$R_L = 150\Omega$ (Note 8)			0.2		%		
Diff Ph	Differential Phase	$R_L = 150\Omega$ (Note 8)			0.08		Deg _{P-P}		
Is	Supply Current				35	43	mA		

 $V_S{}^+ = 5V, \ V_S{}^- = 0V, \ V_{REF} = 2.5V, \ Null \ Pins \ 1 \ and \ 8 \ open \ circuit, \ T_A = 25{}^\circ C, \ C_L \leq 10 pF, \ unless \ otherwise \ noted.$

					LT1194M/	C	
SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	All Packages	All Packages		2	8	mV
I _{OS}	Input Offset Current				0.2	3	μА
I _B	Input Bias Current				±0.5	±3	μА
	Input Voltage Range			2		3.5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = 2V to 3.5V		55	70		dB
V_{LIM}	Output Voltage Limit	$V_1 = \pm 0.5V$, $V_C = 2V$ (Note 4)			±20	±120	mV
V _{OUT}	Output Voltage Swing	$R_L = 100\Omega$ to Ground	V _{OUT} High	3.6	3.8		V
			V _{OUT} Low		0.25	0.4	V
SR	Slew Rate	$V_0 = 1V \text{ to } 3V$	·		250		V/µs
BW	Small-Signal Bandwidth				32		MHz
Is	Supply Current				32	40	mA

The ullet denotes specifications which apply over the full operating temperature range of $-55^{\circ}C \leq T_A \leq 125^{\circ}C$. $V_S = \pm 5V$, $V_{REF} = 0V$, Null Pins 1 and 8 open circuit, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			MIN	LT1194M TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	N8 Package		•		1	9	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift			•		6		mV/°C
I _{OS}	Input Offset Current			•		0.8	5	μΑ
I _B	Input Bias Current			•		±1	±5.5	μΑ
	Input Voltage Range			•	-2.5		3.5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = −2.5V to 3.5V		58	80		dB	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375 V \text{ to } \pm 5 V$		60	80		dB	
V_{LIM}	Output Voltage Limit	$V_{I} = \pm 0.5 V, V_{C} =$	= 2V (Note 4)	•		±20	±150	mV
V _{OUT}	Output Voltage Swing	$V_S = \pm 8V$,	R _L = 1k	•	6	6.6		V
		$V_{REF} = 4V$	$R_L = 100\Omega$	•	5.9	6.5		V
		$V_S = \pm 8V$,	R _L = 1k	•	-6.1	-6.7		V
		$V_{REF} = -4V$	$R_L = 100\Omega$	•	-6	-6.5		V
G _E	Gain Error	$V_0 = \pm 3V, R_L =$	1k	•		1	5	%
Is	Supply Current			•		35	43	mA



ELECTRICAL CHARACTERISTICS The • denotes specifications which apply over the full operating temperature range of $0^{\circ}C \le T_A \le 70^{\circ}C$. $V_S = \pm 5V$, $V_{RFF} = 0V$, Null Pins 1 and 8 open circuit, unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS			MIN	LT1194C TYP	MAX	UNITS
V _{OS}	Input Offset Voltage	All Packages		•		1	7	mV
$\Delta V_{OS}/\Delta T$	Input V _{OS} Drift			•		6		μV/°C
I _{OS}	Input Offset Current			•		0.2	3.5	μΑ
I _B	Input Bias Current			•		±0.5	±4	μΑ
	Input Voltage Range			•	-2.5		3.5	V
CMRR	Common Mode Rejection Ratio	V _{CM} = −2.5V to 3.5V		60	80		dB	
PSRR	Power Supply Rejection Ratio	$V_S = \pm 2.375 \text{V to } \pm 5 \text{V}$		60	80		dB	
V_{LIM}	Output Voltage Limit	$V_1 = \pm 0.5 V, V_C = 2 V$	(Note 4)	•		±20	±130	mV
V _{OUT}	Output Voltage Swing	$V_S = \pm 8V$,	R _L = 1k	•	6.2	6.9		V
		$V_{REF} = 4V$	$R_L = 100\Omega$	•	6.1	6.7		V
		$V_S = \pm 8V$,	R _L = 1k	•	-6.4	-7.2		V
		$V_{REF} = -4V$	$R_L = 100\Omega$	•	-6.2	-6.6		V
G _E	Gain Error	$V_0 = \pm 3V, R_L = 1k$		•		1	4	%
Is	Supply Current			•		35	43	mA

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: A heat sink is required to keep the junction temperature below absolute maximum when the output is shorted.

Note 3: There are two limitations on signal swing. Output swing is limited by clipping or saturation in the output stage. Input swing is controlled by an adjustable input limiting function. On $V_S = \pm 5V$, the overload characteristic is output limiting, but on $\pm 8V$ the overload characteristic is input limiting. V_{OMAX} is measured with the null pins open circuit.

Note 4: Output amplitude is reduced by the input limiting function. The input limiting function occurs when the null pins, 1 and 8, are tied together and raised to a potential 0.3V or more above the negative supply.

Note 5: Slew rate is measured between $\pm 1V$ on the output, with a $\pm 0.3V$ input step.

Note 6: Full-power bandwidth is calculated from the slew rate measurement:


FPBW = $SR/2\pi V_P$.

Note 7: Settling time measurement techniques are shown in "Take the Guesswork Out of Settling Time Measurements," EDN, September 19, 1985.

Note 8: NTSC (3.58MHz).


Note 9: AC parameters are 100% tested on the ceramic and plastic DIP packaged parts (J and N suffix) and are sample tested on every lot of the SO packaged part (S suffix).

Optional Offset Nulling Circuit




INPUT OFFSET VOLTAGE CAN BE ADJUSTED OVER A $\pm 250 \text{mV}$ RANGE WITH A 1k Ω TO 10k Ω POTENTIOMETER


Input Limiting Connection





Input Limiting with Offset Nulling




TYPICAL PERFORMANCE CHARACTERISTICS










Equivalent Input Noise Voltage vs Frequency









Supply Current vs Supply Voltage




Gain, Phase vs Frequency



Gain Error vs Temperature





-3dB Bandwidth vs Supply Voltage








TYPICAL PERFORMANCE CHARACTERISTICS

























TYPICAL PERFORMANCE CHARACTERISTICS

Output Voltage Step vs Settling Time




Small-Signal Transient Response



RISE TIME = 10.8ns, PROPAGATION DELAY = 6ns

Large-Signal Transient Response



 $R_L = 150\Omega$, $+SR = 430V/\mu s$, $-SR = 500V/\mu s$


APPLICATIONS INFORMATION

The LT1194 is a video difference amplifier with a fixed gain of 10 (20dB). The amplifier has two uncommitted high input impedance (+) and (–) inputs that can be used either differentially or single-ended. The LT1194 includes a limiting feature that allows the amplifier to reduce its output as a function of DC voltage on the BAL/ V_C pins. The limiting feature uses input differential-pair limiting to prevent overload in subsequent stages. This technique allows extremely fast limiting action.

Power Supply Bypassing

The LT1194 is quite tolerant of power supply bypassing. In some applications a $0.1\mu F$ ceramic disc capacitor placed 1/2 inch from the amplifier is all that is required.

Input Limiting



20dB INPUT OVERDRIVE, $V_C = -4.2V$




APPLICATIONS INFORMATION

A scope photo of the amplifier output with no supply bypassing is used to demonstrate this bypassing tolerance, $R_{\rm I} = 1k$.


In many applications, and those requiring good settling time, it is important to use multiple bypass capacitors. A $0.1\mu F$ ceramic disc in parallel with a $4.7\mu F$ tantalum is recommended. Two oscilloscope photos with different bypass conditions are used to illustrate the settling time characteristics of the amplifier. Note that although the output waveform looks acceptable at 1V/DIV, when amplified to 10mV/DIV the settling time to 10mV is 200ns. The time drops to 162ns with multiple bypass capacitors, and does not exhibit the characteristic power supply ringing.

No Supply Bypass




IN DEMO BOARD, R_L = 1k

Settling Time Poor Bypass



SETTLING TIME TO 10mV, SUPPLY BYPASS CAPACITORS = $0.1\mu F$

Settling Time Good Bypass



SETTLING TIME TO 10mV, SUPPLY BYPASS CAPACITORS = $0.1 \mu F + 4.7 \mu F$ TANTALUM

Cable Terminations

The LT1194 video difference amplifier has been optimized as a low cost cable driver. The ± 50 mA guaranteed output current enables the LT1194 to easily deliver $7.5V_{P-P}$ into 100Ω , while operating on $\pm 5V$ supplies, or $2.6V_{P-P}$ on a single 5V supply.

When driving a cable it is important to terminate the cable to avoid unwanted reflections. This can be done in one of two ways: single termination or double termination. With single termination, the cable must be terminated at the receiving end (75 Ω to ground) to absorb unwanted energy. The best performance can be obtained by double termination (75 Ω in series with the output of the amplifier, and 75 Ω to ground at the other end of the cable). This termination is preferred because reflected energy is absorbed at each end of the cable. When using the double termination technique it is important to note that the signal is attenuated by a factor of 2, or 6dB. For a cable driver with a gain of 5 (LT1194 gain of 10), the –3dB bandwidth is over 30MHz with no peaking.


A Voltage Controlled Current Source

The LT1194 can be used to make a fast, precise, voltage controlled current source. The LT1194 high speed differential amplifier senses the current delivered to the load. The input signal V_{IN} , applied to the (+) input of the LT1191,




APPLICATIONS INFORMATION

Double Terminated Cable Driver



Voltage Gain vs Frequency




will appear at the (–) input if the feedback loop is properly closed. In steady state the input signal appears at the output of the LT1194, and 1/10 of this signal is applied across the sense resistor. Thus the output current is simply:


$$I_0 = \frac{V_{IN}}{R \cdot 10}$$

The compensation capacitor C_C forces the LT1191 to be the dominate pole for the loop, while the LT1194 is fast enough to be transparent in the feedback path. The ratio of the load resistor to the sense resistor should be approximately 10:1 or greater for easy compensation. For the example shown the load resistor is 100Ω , the sense resistor is 5.1Ω , and various loop compensation capacitors cause the output to exhibit an underdamped, critically and overdamped response.

Voltage Controlled Current Source




Output Current Response



±20mA CURRENT SOURCE WITH DIFFERENT COMPENSATION CAPACITORS

Differential Video Loop Thru Amplifier for Power-Down Applications






APPLICATIONS INFORMATION

Murphy Circuits

There are several precautions the user should take when using the LT1194 in order to realize its full capability. Although the LT1194 can drive a 50pF capacitive load, isolating the capacitance with 10Ω can be helpful. Precautions primarily have to do with driving large capacitive loads.

Driving Capacitive Load




LT1194 IN DEMO BOARD, C_L = 50pF


Other precautions include:

- 1. Use a ground plane (see Design Note 50, High Frequency Amplifier Evaluation Board).
- 2. Do not use high source impedances. The input capacitance of 2pF, and $R_S = 10k$, for instance, will give an 8MHz 3dB bandwidth.
- 3. PC board socket may reduce stability.


Driving Capacitive Load



LT1194 IN DEMO BOARD, $C_L = 50 pF$ WITH 10Ω ISOLATING RESISTOR




An Unterminated Cable is a Large Capacitive Load




A 1X Scope Probe is a Large Capacitive Load

SIMPLIFIED SCHEMATIC




PACKAGE DESCRIPTION



PACKAGE DESCRIPTION


N8 Package 8-Lead PDIP (Narrow .300 Inch) (Reference LTC DWG # 05-08-1510)



^{*}THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

S8 Package 8-Lead Plastic Small Outline (Narrow .150 Inch)

(Reference LTC DWG # 05-08-1610)



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
LT1193	A _V = 2 Video Difference Amp	80MHz BW, 500V/µs Slew Rate