

2.25MHz, 600mA Synchronous Step-Down Regulator in ThinSOT™

FEATURES

- High Efficiency: Up to 96%
- 600mA Output Current at V_{IN} = 3V
- 2.5V to 5.5V Input Voltage Range
- 2.25MHz Constant Frequency Operation
- No Schottky Diode Required
- Low Dropout Operation: 100% Duty Cycle
- Low Quiescent Current: 350µA
- 0.6V Reference Allows Low Output Voltages
- Shutdown Mode Draws < 1µA Supply Current
- Current Mode Operation for Excellent Line and Load Transient Response
- Overtemperature Protected
- Low Profile (1mm) SOT-23 Package

APPLICATIONS

- Cellular Telephones
- Personal Information Appliances
- Wireless and DSL Modems
- Digital Still Cameras
- MP3 Players
- Portable Instruments

DESCRIPTION


The LTC $^{\circ}$ 3406B-2 is a high efficiency monolithic synchronous buck regulator using a constant frequency, current mode architecture. Supply current with no load is $350\mu\text{A}$, dropping to $<1\mu\text{A}$ in shutdown. The 2.5V to 5.5V input voltage range makes the LTC3406B-2 ideally suited for single Li-Ion battery-powered applications. 100% duty cycle capability provides low dropout operation, extending battery life in portable systems. PWM pulse skipping mode operation provides very low output ripple voltage for noise sensitive applications.

The switching frequency is internally set at 2.25MHz, allowing the use of tiny surface mount inductors and capacitors. The internal synchronous switch increases efficiency and eliminates the need for an external Schottky diode. Low output voltages are easily supported with the 0.6V feedback reference voltage. The LTC3406B-2 is available in a low profile (1mm) SOT-23 package. Refer to LTC3406 for applications that require Burst Mode® operation.


CT, LTC and LT are registered trademarks of Linear Technology Corporation. Burst Mode is a registered trademark of Linear Technology Corporation. ThinSOT is a trademark of Linear Technology Corporation. Protected by U.S. Patents, including 6580258, 548178.

TYPICAL APPLICATION

High Efficiency Step-Down Converter



Efficiency vs Load Current




ABSOLUTE MAXIMUM RATINGS

(Note 1)

(
Input Supply Voltage0.3V to 6V
RUN, V _{FB} Voltages – 0.3V to V _{IN}
SW Voltage (DC) $-0.3V$ to $(V_{IN} + 0.3V)$
P-Channel Switch Source Current (DC) 800mA
N-Channel Switch Sink Current (DC) 800mA
Peak SW Sink and Source Current 1.3A
Operating Temperature Range (Note 2)40°C to 85°C
Maximum Junction Temperature (Notes 3, 6) 125°C
Storage Temperature Range65°C to 150°C
Lead Temperature (Soldering, 10 sec) 300°C

PACKAGE/ORDER INFORMATION



Consult LTC Marketing for parts specified with wider operating temperature ranges.

ELECTRICAL CHARACTERISTICS The \bullet denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^{\circ}C$. $V_{IN} = 3.6V$ unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
I _{VFB}	Feedback Current					±30	nA
V_{FB}	Regulated Feedback Voltage	(Note 4) $T_A = 25^{\circ}C$ (Note 4) $0^{\circ}C \le T_A \le 85^{\circ}C$ (Note 4) $-40^{\circ}C \le T_A \le 85^{\circ}C$	•	0.5880 0.5865 0.5850	0.6 0.6 0.6	0.6120 0.6135 0.6150	V V V
ΔV_{FB}	Reference Voltage Line Regulation	V _{IN} = 2.5V to 5.5V (Note 4)	•		0.04	0.4	%/V
ΔV_{OVL}	ΔOutput Overvoltage Lockout	$\Delta V_{OVL} = V_{OVL} - V_{FB}$, LTC3406B	•	20	50	80	mV
I _{PK}	Peak Inductor Current	V_{IN} = 3V, V_{FB} = 0.5V or V_{OUT} = 90%, Duty Cycle < 35%		0.75	1	1.25	А
V _{LOADREG}	Output Voltage Load Regulation				0.5		%
V _{IN}	Input Voltage Range		•	2.5		5.5	V
Is	Input DC Bias Current Shutdown	(Note 5) $V_{FB} = 0.5V \text{ or } V_{OUT} = 90\%$ $V_{RUN} = 0V, V_{IN} = 4.2V$			350 0.1	500 1	μ Α μ Α
f _{OSC}	Oscillator Frequency	V _{FB} = 0.6V or V _{OUT} = 100% V _{FB} = 0V or V _{OUT} = 0V	•	1.8	2.25 310	2.7	MHz kHz
R _{PFET}	R _{DS(ON)} of P-Channel FET	I _{SW} = 100mA			0.4	0.5	Ω
R _{NFET}	R _{DS(ON)} of N-Channel FET	I _{SW} = -100mA			0.35	0.45	Ω
I _{LSW}	SW Leakage	V _{RUN} = 0V, V _{SW} = 0V or 5V, V _{IN} = 5V			±0.01	±1	μΑ
V _{RUN}	RUN Threshold		•	0.3	1	1.5	V
I _{RUN}	RUN Leakage Current		•		±0.01	±1	μΑ

Note 1: Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

Note 2: The LTC3406B-2ES5 is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the -40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.

Note 3: T_J is calculated from the ambient temperature T_A and power dissipation P_D according to the following formula:

LTC3406B-2ES5: $T_J = T_A + (P_D)(250^{\circ}C/W)$

Note 4: The LTC3406B-2ES5 is tested in a proprietary test mode that connects V_{FB} to the output of the error amplifier.


Note 5: Dynamic supply current is higher due to the gate charge being delivered at the switching frequency.


Note 6: This IC includes overtemperature protection that is intended to protect the device during momentary overload conditions. Junction temperature will exceed 125°C when overtemperature protection is active. Continuous operation above the specified maximum operating junction temperature may impair device reliability.





TYPICAL PERFORMANCE CHARACTERISTICS


(From Figure 1a Except for the Resistive Divider Resistor Values)





























TYPICAL PERFORMANCE CHARACTERISTICS


(From Figure 1a Except for the Resistive Divider Resistor Values)

























TYPICAL PERFORMANCE CHARACTERISTICS

(From Figure 1a Except for the Resistive Divider Resistor Values)





PIN FUNCTIONS

RUN (Pin 1): Run Control Input. Forcing this pin above 1.5V enables the part. Forcing this pin below 0.3V shuts down the device. In shutdown, all functions are disabled drawing $<1\mu$ A supply current. Do not leave RUN floating.

GND (Pin 2): Ground Pin.


SW (Pin 3): Switch Node Connection to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFET switches.

 V_{IN} (Pin 4): Main Supply Pin. Must be closely decoupled to GND, Pin 2, with a 2.2 μ F or greater ceramic capacitor.

V_{FB} (**Pin 5**): Feedback Pin. Receives the feedback voltage from an external resistive divider across the output.



FUNCTIONAL DIAGRAM



OPERATION (Refer to Functional Diagram)

Main Control Loop

The LTC3406B-2 uses a constant frequency, current mode step-down architecture. Both the main (P-channel MOSFET) and synchronous (N-channel MOSFET) switches are internal. During normal operation, the internal top power MOSFET is turned on each cycle when the oscillator sets the RS latch, and turned off when the current comparator, I_{COMP}, resets the RS latch. The peak inductor current at which I_{COMP} resets the RS latch, is controlled by the output of error amplifier EA. When the load current increases, it causes a slight decrease in the feedback voltage, FB, relative to the 0.6V reference, which in turn, causes the EA amplifier's output voltage to increase until the average inductor current matches the new load current. While the top MOSFET is off, the bottom MOSFET is turned on until either the inductor current starts to reverse, as indicated by the current reversal comparator I_{RCMP}, or the beginning of the next clock cycle.

The comparator OVDET guards against transient overshoots > 6.25% by turning the main switch off and keeping it off until the fault is removed.

Pulse Skipping Mode Operation

At light loads, the inductor current may reach zero or reverse on each pulse. The bottom MOSFET is turned off by the current reversal comparator, $I_{RCMP},$ and the switch voltage will ring. This is discontinuous mode operation, and is normal behavior for the switching regulator. At very light loads, the LTC3406B-2 will automatically skip pulses in pulse skipping mode operation to maintain output regulation. Refer to LTC3406 data sheet if Burst Mode operation is preferred.

Short-Circuit Protection

When the output is shorted to ground, the frequency of the oscillator is reduced to about 310kHz, 1/7 the nominal



OPERATION (Refer to Functional Diagram)

frequency. This frequency foldback ensures that the inductor current has more time to decay, thereby preventing runaway. The oscillator's frequency will progressively increase to 2.25MHz when V_{FB} rises above OV.

Dropout Operation

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on-time. Further reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches 100% duty cycle. The output voltage will then be determined by the input voltage minus the voltage drop across the P-channel MOSFET and the inductor.




Figure 1a. High Efficiency Step-Down Converter




Figure 1b. Efficiency vs Load Current

An important detail to remember is that at low input supply voltages, the $R_{DS(ON)}$ of the P-channel switch increases (see Typical Performance Characteristics). Therefore, the user should calculate the power dissipation when the LTC3406B-2 is used at 100% duty cycle with low input voltage (See Thermal Considerations in the Applications Information section).

Low Supply Operation

The LTC3406B-2 will operate with input supply voltages as low as 2.5V, but the maximum allowable output current is reduced at this low voltage. Figure 2 shows the reduction in the maximum output current as a function of input voltage for various output voltages.

Slope Compensation and Inductor Peak Current

Slope compensation provides stability in constant frequency architectures by preventing subharmonic oscillations at high duty cycles. It is accomplished internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles >40%. However, the LTC3406B-2 uses a patent-pending scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.




Figure 2. Maximum Output Current vs Input Voltage



The basic LTC3406B-2 application circuit is shown in Figure 1. External component selection is driven by the load requirement and begins with the selection of L followed by C_{IN} and C_{OUT} .

Inductor Selection

For most applications, the value of the inductor will fall in the range of $1\mu H$ to $4.7\mu H$. Its value is chosen based on the desired ripple current. Large value inductors lower ripple current and small value inductors result in higher ripple currents. Higher V_{IN} or V_{OUT} also increases the ripple current as shown in equation 1. A reasonable starting point for setting ripple current is $\Delta I_I = 240 \text{mA}$ (40% of 600mA).

$$\Delta I_{L} = \frac{1}{\left(f\right)\!\left(L\right)} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \tag{1}$$

The DC current rating of the inductor should be at least equal to the maximum load current plus half the ripple current to prevent core saturation. Thus, a 720mA rated inductor should be enough for most applications (600mA + 120mA). For better efficiency, choose a low DC-resistance inductor.

Inductor Core Selection

Different core materials and shapes will change the size/current and price/current relationship of an inductor. Toroid or shielded pot cores in ferrite or permalloy materials are small and don't radiate much energy, but generally cost more than powdered iron core inductors with similar electrical characteristics. The choice of which style inductor to use often depends more on the price vs size requirements and any radiated field/EMI requirements than on what the LTC3406B-2 requires to operate. Table 1 shows some typical surface mount inductors that work well in LTC3406B-2 applications.

CIN and COUT Selection

In continuous mode, the source current of the top MOSFET is a square wave of duty cycle V_{OUT}/V_{IN} . To prevent large voltage transients, a low ESR input capacitor sized for the maximum RMS current must be used. The maximum RMS capacitor current is given by:

$$C_{IN}$$
 required $I_{RMS} \approx I_{OMAX} \frac{\left[V_{OUT}(V_{IN} - V_{OUT})\right]^{1/2}}{V_{IN}}$

Table 1. Representative Surface Mount Inductors

Part Number	Value (μΗ)	DCR (ΩMAX)	MAX DC Current (A)	Size WxLxH (mm ³)
Sumida	1.5	0.068	0.90	3.2 x 3.2 x 1.2
CDRH2D11	2.2 3.3	0.098 0.123	0.78 0.60	
Sumida CDRH2D18/LD	2.2 3.3 4.7	0.041 0.054 0.078	0.85 0.75 0.63	3.2 x 3.2 x 2.0
Sumida CMD4D06	2.2 3.3 4.7	0.116 0.174 0.216	0.95 0.77 0.75	3.5 x 4.1 x 0.8
Murata LQH32C	1.0 2.2 4.7	0.060 0.097 0.150	1.00 0.79 0.65	2.5 x 3.2 x 2.0
Taiyo Yuden LQLBC2518	1.0 1.5 2.2	0.080 0.110 0.130	0.78 0.66 0.60	1.8 x 2.5 x 1.8
Toko D412F	2.2 3.3 4.7	0.14 0.20 0.22	1.14 0.90 0.80	4.6 x 4.6 x 1.2

This formula has a maximum at $V_{IN} = 2V_{OUT}$, where $I_{RMS} = I_{OUT}/2$. This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that the capacitor manufacturer's ripple current ratings are often based on 2000 hours of life. This makes it advisable to further derate the capacitor, or choose a capacitor rated at a higher temperature than required. Always consult the manufacturer if there is any question.

The selection of C_{OUT} is driven by the required effective series resistance (ESR).

Typically, once the ESR requirement for C_{OUT} has been met, the RMS current rating generally far exceeds the $I_{RIPPLE(P-P)}$ requirement. The output ripple ΔV_{OUT} is determined by:

$$\Delta V_{OUT} \cong \Delta I_L \left(ESR + \frac{1}{8fC_{OUT}} \right)$$

where f = operating frequency, C_{OUT} = output capacitance and ΔI_L = ripple current in the inductor. For a fixed output voltage, the output ripple is highest at maximum input voltage since ΔI_L increases with input voltage.



Aluminum electrolytic and dry tantalum capacitors are both available in surface mount configurations. In the case of tantalum, it is critical that the capacitors are surge tested for use in switching power supplies. An excellent choice is the AVX TPS series of surface mount tantalum. These are specially constructed and tested for low ESR so they give the lowest ESR for a given volume. Other capacitor types include Sanyo POSCAP, Kemet T510 and T495 series, and Sprague 593D and 595D series. Consult the manufacturer for other specific recommendations.

Using Ceramic Input and Output Capacitors

Higher values, lower cost ceramic capacitors are now becoming available in smaller case sizes. Their high ripple current, high voltage rating and low ESR make them ideal for switching regulator applications. Because the LTC3406B-2's control loop does not depend on the output capacitor's ESR for stable operation, ceramic capacitors can be used **freely** to achieve very low output ripple and small circuit size.

However, care must be taken when ceramic capacitors are used at the input and the output. When a ceramic capacitor is used at the input and the power is supplied by a wall adapter through long wires, a load step at the output can induce ringing at the input, V_{IN} . At best, this ringing can couple to the output and be mistaken as loop instability. At worst, a sudden inrush of current through the long wires can potentially cause a voltage spike at V_{IN} , large enough to damage the part.

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.

Output Voltage Programming

The output voltage is set by a resistive divider according to the following formula:

$$V_{OUT} = 0.6 \left(1 + \frac{R2}{R1} \right) \tag{2}$$

The external resistive divider is connected to the output, allowing remote voltage sensing as shown in Figure 3.




Figure 3. Setting the LTC3406B-2 Output Voltage

Efficiency Considerations

The efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Efficiency can be expressed as:

Efficiency =
$$100\% - (L1 + L2 + L3 + ...)$$

where L1, L2, etc. are the individual losses as a percentage of input power.

Although all dissipative elements in the circuit produce losses, two main sources usually account for most of the losses in LTC3406B-2 circuits: V_{IN} quiescent current and I^2R losses. The V_{IN} quiescent current loss dominates the efficiency loss at very low load currents whereas the I^2R loss dominates the efficiency loss at medium to high load currents. In a typical efficiency plot, the efficiency curve at very low load currents can be misleading since the actual power lost is of no consequence as illustrated in Figure 4.




Figure 4. Power Lost vs Load Current



- 1. The V_{IN} quiescent current is due to two components: the DC bias current as given in the electrical characteristics and the internal main switch and synchronous switch gate charge currents. The gate charge current results from switching the gate capacitance of the internal power MOSFET switches. Each time the gate is switched from high to low to high again, a packet of charge, dQ, moves from V_{IN} to ground. The resulting dQ/dt is the current out of V_{IN} that is typically larger than the DC bias current. In continuous mode, $I_{GATECHG} = f(Q_T + Q_B)$ where Q_T and Q_B are the gate charges of the internal top and bottom switches. Both the DC bias and gate charge losses are proportional to V_{IN} and thus their effects will be more pronounced at higher supply voltages.
- 2. I^2R losses are calculated from the resistances of the internal switches, R_{SW} , and external inductor R_L . In continuous mode, the average output current flowing through inductor L is "chopped" between the main switch and the synchronous switch. Thus, the series resistance looking into the SW pin is a function of both top and bottom MOSFET $R_{DS(ON)}$ and the duty cycle (DC) as follows:

$$R_{SW} = (R_{DS(ON)TOP})(DC) + (R_{DS(ON)BOT})(1 - DC)$$

The $R_{DS(0N)}$ for both the top and bottom MOSFETs can be obtained from the Typical Performance Charateristics curves. Thus, to obtain I^2R losses, simply add R_{SW} to R_L and multiply the result by the square of the average output current.

Other losses including C_{IN} and C_{OUT} ESR dissipative losses and inductor core losses generally account for less than 2% total additional loss.

Thermal Considerations

In most applications the LTC3406B-2 does not dissipate much heat due to its high efficiency. But, in applications where the LTC3406B-2 is running at high ambient temperature with low supply voltage and high duty cycles, such as in dropout, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately 150°C, both power switches will be turned off and the SW node will become high impedance.

To avoid the LTC3406B-2 from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The temperature rise is given by:

$$T_R = (P_D)(\theta_{JA})$$

where P_D is the power dissipated by the regulator and θ_{JA} is the thermal resistance from the junction of the die to the ambient temperature.

The junction temperature, T_J, is given by:

$$T_J = T_A + T_B$$

where T_A is the ambient temperature.

As an example, consider the LTC3406B-2 in dropout at an input voltage of 2.7V, a load current of 600mA and an ambient temperature of 70°C. From the typical performance graph of switch resistance, the $R_{DS(0N)}$ of the P-channel switch at 70° C is approximately 0.52Ω . Therefore, power dissipated by the part is:

$$P_D = I_{LOAD}^2 \cdot R_{DS(ON)} = 187.2 \text{mW}$$

For the SOT-23 package, the θ_{JA} is 250°C/W. Thus, the junction temperature of the regulator is:

$$T_J = 70^{\circ}C + (0.1872)(250) = 116.8^{\circ}C$$

which is below the maximum junction temperature of 125°C.

Note that at higher supply voltages, the junction temperature is lower due to reduced switch resistance ($R_{DS(ON)}$).

Checking Transient Response

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs, V_{OUT} immediately shifts by an amount equal to $(\Delta I_{LOAD} \bullet ESR)$, where ESR is the effective series resistance of C_{OUT} . ΔI_{LOAD} also begins to charge or discharge C_{OUT} , which generates a feedback error signal. The regulator loop then acts to return V_{OUT} to its steady-state value. During this recovery time V_{OUT} can be monitored for overshoot or ringing that would indicate a stability problem. For a detailed explanation of switching control loop theory, see Application Note 76.

LINEAR

A second, more severe transient is caused by switching in loads with large (>1 μF) supply bypass capacitors. The discharged bypass capacitors are effectively put in parallel with C_{OUT} , causing a rapid drop in V_{OUT} . No regulator can deliver enough current to prevent this problem if the load switch resistance is low and it is driven quickly. The only solution is to limit the rise time of the switch drive so that the load rise time is limited to approximately (25 \bullet C_{LOAD}). Thus, a $10\mu F$ capacitor charging to 3.3V would require a $250\mu s$ rise time, limiting the charging current to about 130mA.

PC Board Layout Checklist

When laying out the printed circuit board, the following checklist should be used to ensure proper operation of the

LTC3406B-2. These items are also illustrated graphically in Figures 5 and 6. Check the following in your layout:

- 1. The power traces, consisting of the GND trace, the SW trace and the V_{IN} trace should be kept short, direct and wide.
- 2. Does the V_{FB} pin connect directly to the feedback resistors? The resistive divider R1/R2 must be connected between the (+) plate of C_{OUT} and ground.
- 3. Does the (+) plate of C_{IN} connect to V_{IN} as closely as possible? This capacitor provides the AC current to the internal power MOSFETs.
- 4. Keep the switching node, SW, away from the sensitive V_{FR} node.
- 5. Keep the (–) plates of C_{IN} and C_{OLIT} as close as possible.




Figure 5. LTC3406B-2 Layout Diagram




Figure 6. LTC3406B-2 Suggested Layout



Design Example

As a design example, assume the LTC3406B-2 is used in a single lithium-ion battery-powered cellular phone application. The $V_{\rm IN}$ will be operating from a maximum of 4.2V down to about 2.7V. The load current requirement is a maximum of 0.6A but most of the time it will be in standby mode, requiring only 2mA. Efficiency at both low and high load currents is important. Output voltage is 2.5V. With this information we can calculate L using equation (1),

$$L = \frac{1}{\left(f\right)\!\left(\Delta I_L\right)} V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}}\right) \tag{3}$$

Substituting V_{OUT} = 2.5V, V_{IN} = 4.2V, ΔI_L = 240mA and f = 2.25MHz in equation (3) gives:

$$L = \frac{2.5V}{1.5MHz(240mA)} \left(1 - \frac{2.5V}{4.2V} \right) = 1.87 \mu H$$


A $2.2\mu H$ inductor works well for this application. For best efficiency choose a 720mA or greater inductor with less than 0.2Ω series resistance.

 C_{IN} will require an RMS current rating of at least 0.3A \cong $I_{LOAD(MAX)}/2$ at temperature and C_{OUT} will require an ESR of less than 0.25 Ω . In most cases, a ceramic capacitor will satisfy this requirement.

For the feedback resistors, choose R1 = 316k. R2 can then be calculated from equation (2) to be:

$$R2 = \left(\frac{V_{OUT}}{0.6} - 1\right)R1 = 1000k$$

Figure 7 shows the complete circuit along with its efficiency curve.



- * MURATA LQH32CN2R2M33
 ** TAIYO YUDEN JHK316BJ106ML
- [†]TAIYO YUDEN JMK212BJ475MG

Figure 7a





Figure 7b



TYPICAL APPLICATIONS


Single Li-Ion 1.2V/600mA Regulator for High Efficiency and Small Footprint




Load Step Vout 100mV/DIV AC COUPLED 500mA/DIV VIN = 3.6V VOUT = 1.2V Load Step Vout 44668 Tall

I_{LOAD} = 0mA TO 600mA

Efficiency vs Output Current




Load Step




TYPICAL APPLICATIONS


5V Input to 3.3V/0.6A Regulator




Efficiency vs Output Current



Load Step




Load Step



PACKAGE DESCRIPTION

S5 Package 5-Lead Plastic TSOT-23

(Reference LTC DWG # 05-08-1635)



- 1. DIMENSIONS ARE IN MILLIMETERS
- 2. DRAWING NOT TO SCALE
- 3. DIMENSIONS ARE INCLUSIVE OF PLATING
- MOLD FLASH SHALL NOT EXCEED 0.254mm
 HOLD FLASH SHALL NOT EXCEED 0.254mm
- 6. JEDEC PACKAGE REFERENCE IS MO-193



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS			
LT1616	500mA (I _{OUT}), 1.4MHz, High Efficiency Step-Down DC/DC Converter	90% Efficiency, V _{IN} : 3.6V to 25V, V _{OUT(MIN)} = 1.25V, I _Q = 1.9mA, I _{SD} < 1 μ A, ThinSOT Package			
T1676 450mA (I _{OUT}), 100kHz, High Efficiency Step-Down DC/DC Converter		90% Efficiency, V_{IN} : 7.4V to 60V, $V_{OUT(MIN)}$ = 1.24V, I_Q = 3.2mA, I_{SD} = 2.5 μ A, S8 Package			
LTC1877 600mA (I _{OUT}), 550kHz, Synchronous Step-Down DC/DC Converter		95% Efficiency, V _{IN} : 2.7V to 10V, V _{OUT(MIN)} = 0.8V, I _Q = 10 μ A, I _{SD} < 1 μ A, MS8 Package			
LTC1878 600mA (I _{OUT}), 550kHz, Synchronous Step-Down DC/DC Converter		95% Efficiency, V _{IN} : 2.7V to 6V, V _{OUT(MIN)} = 0.8V, I _Q = 10μ A, I _{SD} < 1μ A, MS8 Package			
LTC1879 1.2A (I _{OUT}), 550kHz, Synchronous Step-Down DC/DC Converter		95% Efficiency, V_{IN} : 2.7V to 10V, $V_{OUT(MIN)}$ = 0.8V, I_Q = 15 μ A, I_{SD} < 1 μ A, TSSOP-16 Package			
		96% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = Dynamically Adjustable, I_Q = 20 μ A, I_{SD} < 1 μ A, DFN Package			
LTC3404	600mA (I _{OUT}), 1.4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V _{IN} : 2.7V to 6V, V _{OUT(MIN)} = 0.8V, I _Q = 10 μ A, I _{SD} < 1 μ A, MS8 Package			
LTC3405/LTC3405A	300mA (I _{OUT}), 1.5MHz, Synchronous Step-Down DC/DC Converter	96% Efficiency, V _{IN} : 2.5V to 5.5V, V _{OUT(MIN)} = 0.8V, I _Q = 20 μ A, I _{SD} < 1 μ A, ThinSOT Package			
LTC3406/LTC3406B	600mA (I _{OUT}), 1.5MHz, Synchronous Step-Down DC/DC Converter	96% Efficiency, V _{IN} : 2.5V to 5.5V, V _{OUT(MIN)} = 0.6V, I _Q = 20 μ A, I _{SD} < 1 μ A, ThinSOT Package			
LTC3407	TC3407 Dual Output (600mA × 2) 1.5MHz Synchronous 95% Efficiency V _{IN} : 2.5V to 5.5V, Step-Down DC/DC Converter MS10E Package				
LTC3408 600mA (I _{OUT}), 1.5MHz Synchronous Step-Down DC/DC Converter with 0.08Ω Bypass Transistor		96% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)}$ = Dynamically Adjustable, I_Q = 1.5mA, I_{SD} < 1 μ A, DFN Package			
		95% Efficiency, V _{IN} : 2.5V to 5.5V, V _{OUT(MIN)} = 0.8V, I _Q = 60 μ A, I _{SD} < 1 μ A, MS Package			
LTC3412	2.5A (I_{OUT}), 4MHz, Synchronous Step-Down DC/DC Converter 95% Efficiency, V_{IN} : 2.5V to 5.5V, $V_{OUT(MIN)} = 0.8V$ $I_{SD} < 1\mu A$, TSSOP-16E Package				
LTC3414	4A (I _{OUT}), 4MHz, Synchronous Step-Down DC/DC Converter	95% Efficiency, V _{IN} : 2.25V to 5.5V, V _{OUT(MIN)} = 0.8V, I _Q = $64\mu A$, TSSOP-20E Package			
LTC3440	600mA (I _{OUT}), 2MHz, Synchronous Buck-Boost DC/DC Converter	95% Efficiency, V _{IN} : 2.5V to 5.5V, V _{OUT} : 2.5V to 5.5V, I _Q = 25 μ A, I _{SD} < 1 μ A, MS Package			
LTC3441	1A (I _{OUT}), 1MHz, Synchronous Buck-Boost DC/DC Converter	95% Efficiency, V_{IN} : 2.5V to 5.5V, V_{OUT} : 2.4V to 5.25V, I_Q = 25 μ A, DFN Package			