

# Low Input Voltage DC/DC Controller for DDR/QDR Memory Termination

#### **FEATURES**

- Very Low V<sub>IN(MIN)</sub>: 1.5V
- Ultrafast Transient Response
- True Current Mode Control
- 5V Drive for N-Channel MOSFETs Eliminates Auxillary 5V Supply
- No Sense Resistor Required
- Uses Standard 5V Logic-Level N-Channel MOSFETs
- V<sub>OUT(MIN)</sub>: 0.4V
- V<sub>OUT</sub> Tracks 1/2 V<sub>IN</sub> or External V<sub>REF</sub>
- Symmetrical Source and Sink Output Current Limit
- Adjustable Switching Frequency
- t<sub>ON(MIN)</sub> <100ns
- Power Good Output Voltage Monitor
- Programmable Soft-Start
- Output Overvoltage Protection
- Optional Short-Circuit Shutdown Timer
- Small 24-Lead SSOP Package

# **APPLICATIONS**

- Bus Termination: DDR/QDR Memory, SSTL, HSTL, ...
- Servers, RAID Systems
- Distributed Power Systems
- Synchronous Buck with General Purpose Boost

#### DESCRIPTION

The LTC®3718 is a high current, high efficiency synchronous switching regulator controller for DDR and QDR<sup>TM</sup> memory termination. It operates from an input as low as 1.5V and provides a regulated output voltage equal to  $(0.5)V_{IN}$ . The controller uses a valley current control architecture to enable high frequency operation with very low on-times without requiring a sense resistor. Operating frequency is selected by an external resistor and is compensated for variations in  $V_{IN}$  and  $V_{OUT}$ . The LTC3718 uses a pair of standard 5V logic level N-channel external MOSFETs, eliminating the need for expensive P-channel or low threshold devices.

Forced continuous operation reduces noise and RF interference. Fault protection is provided by internal foldback current limiting, an output overvoltage comparator and an optional short-circuit timer. Soft-start capability for supply sequencing can be accomplished using an external timing capacitor. OPTI-LOOP® compensation allows the transient response to be optimized over a wide range of loads and output capacitors.

T, LTC and LT are registered trademarks of Linear Technology Corporation.

OPTI-LOOP is a registered trademark of Linear Technology Corporation. No R<sub>SENSE</sub> is a trademark of Linear Technology Corporation. QDR RAMs and Quad Data Rate RAMs comprise a new family of products developed by Cypress Semiconductor, IDT and Micron Technology, Inc.

# TYPICAL APPLICATION





Figure 1. High Efficiency Bus Termination Supply without Auxiliary 5V Supply







# **ABSOLUTE MAXIMUM RATINGS**

#### (Note 1)

Input Supply Voltage $(V_{IN2})$ 10V to $-0$ . Boosted Topside Driver Supply Voltage	3V
(BOOST) 42V to −0.	3V
V <sub>IN1</sub> , I <sub>ON</sub> , SW1 Voltage	3V
RUN/SS, PGOOD Voltages 7V to -0.	3V
$V_{ON}$ , $V_{REF}$ , $V_{RNG}$ Voltages (INTV <sub>CC</sub> + 0.3V) to -0.	3V
$I_{TH}$ , $V_{FB1}$ Voltages	3V
SW2 Voltage	4V
V <sub>FB2</sub> VoltageV <sub>IN2</sub> + 0.	
SHDN Voltage 1	0٧
TG, BG, INTV <sub>CC</sub> Peak Currents	2A
TG, BG, INTV <sub>CC</sub> RMS Currents 50r	nΑ
Operating Ambient Temperature	
Range (Note 4)40°C to 85	°C
Junction Temperature (Note 2) 125	°C
Storage Temperature Range65°C to 150	)°C
Lead Temperature (Soldering, 10 sec)300	)°C

# PACKAGE/ORDER INFORMATION

TOP	VIEW	ORDER PART NUMBER
RUN/SS 1	24 B00ST	
V <sub>ON</sub> 2	23 TG	LTC3718EG
PGOOD 3	22 SW1	
V <sub>RNG</sub> 4	21 SENSE <sup>+</sup>	
I <sub>TH</sub> 5	20 SENSE <sup>-</sup>	
SGND1 6	19 PGND1	
I <sub>ON</sub> 7	18 BG	
V <sub>FB1</sub> 8	17 INTV <sub>CC</sub>	
V <sub>REF</sub> 9	16 V <sub>IN1</sub>	
SHDN 10	15 V <sub>IN2</sub>	
SGND2 11	14 PGND2	
V <sub>FB2</sub> 12	13 SW2	
	CKAGE ASTIC SSOP	
T <sub>JMAX</sub> = 125°C,	$\theta_{JA} = 130^{\circ}\text{C/W}$	

Consult LTC Marketing for parts specified with wider operating temperature ranges.

# **ELECTRICAL CHARACTERISTICS** The $\bullet$ denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^{\circ}C$ . $V_{IN1} = 15V$ , $V_{IN2} = 1.5V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
Buck Regulator							
I <sub>Q(VIN1)</sub>	Input DC Supply Current (V <sub>IN1</sub> ) Normal Shutdown Supply Current	V <sub>RUN/SS</sub> = 0V			1000 15	2000 30	μA μΑ
$V_{FB1}$	Feedback Voltage Accuracy	I <sub>TH</sub> = 1.2V (Note 3)	•	-0.65	0.1	0.65	%
$\Delta V_{FB1(LINE)}$	Feedback Voltage Line Regulation	$V_{IN1} = 4V \text{ to } 36V, I_{TH} = 1.2V \text{ (Note 3)}$			0.002		%/V
$\Delta V_{FB1(LOAD)}$	Feedback Voltage Load Regulation	I <sub>TH</sub> = 0.5V to 1.9V (Note 3)	•		-0.05	-0.3	%
g <sub>m(EA)</sub>	Error Amplifier Transconductance	I <sub>TH</sub> = 1.2V (Note 3)		0.93	1.13	1.33	mS
t <sub>ON</sub>	On-Time	$I_{ON} = 60\mu A, V_{ON} = 1.5V$ $I_{ON} = 30\mu A, V_{ON} = 1.5V$		200 400	250 500	300 600	ns ns
t <sub>ON(MIN)</sub>	Minimum On-Time	I <sub>ON</sub> = 180μA			50	100	ns
t <sub>OFF(MIN)</sub>	Minimum Off-Time				300	400	ns
V <sub>SENSE(MAX)</sub>	Maximum Current Sense Threshold V <sub>PGND</sub> – V <sub>SW1</sub> (Source)	$V_{RNG}$ = 1V, $V_{FB1}$ = $V_{REF}/2 - 50$ mV $V_{RNG}$ = 0V, $V_{FB1}$ = $V_{REF}/2 - 50$ mV $V_{RNG}$ = INTV <sub>CC</sub> , $V_{FB1}$ = $V_{REF}/2 - 50$ mV	•	108 76 148	135 95 185	162 114 222	mV mV mV
V <sub>SENSE(MIN)</sub>	Minimum Current Sense Threshold V <sub>PGND</sub> – V <sub>SW1</sub> (Sink)	$V_{RNG}$ = 1V, $V_{FB1}$ = $V_{REF}/2$ + 50mV $V_{RNG}$ = 0V, $V_{FB1}$ = $V_{REF}/2$ + 50mV $V_{RNG}$ = INTV <sub>CC</sub> , $V_{FB1}$ = $V_{REF}/2$ + 50mV		-140 -97 -200	-165 -115 -235	-190 -133 -270	mV mV mV
$\Delta V_{FB1(OV)}$	Output Overvoltage Fault Threshold			8	10	12	%
$\Delta V_{FB1(UV)}$	Output Undervoltage Fault Threshold				-25		%
V <sub>RUN/SS(ON)</sub>	RUN Pin Start Threshold		•	0.8	1.5	2	V
V <sub>RUN/SS(LE)</sub>	RUN Pin Latchoff Enable	RUN/SS Pin Rising			4	4.5	V

LINEAD

# **ELECTRICAL CHARACTERISTICS** The ullet denotes specifications which apply over the full operating temperature range, otherwise specifications are $T_A = 25^{\circ}C$ . $V_{IN1} = 15V$ , $V_{IN2} = 1.5V$ unless otherwise noted.

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V <sub>RUN/SS(LT)</sub>	RUN Pin Latchoff Threshold	RUN/SS Pin Falling			3.5	4.2	V
I <sub>RUN/SS(C)</sub>	Soft-Start Charge Current	V <sub>RUN/SS</sub> = 0V		-0.5	-1.2	-3	μА
I <sub>RUN/SS(D)</sub>	Soft-Start Discharge Current	$V_{RUN/SS} = 4.5V, V_{FB} = 0V$		0.8	1.8	3	μΑ
V <sub>IN(UVLO)</sub>	V <sub>IN1</sub> Undervoltage Lockout	V <sub>IN</sub> Falling V <sub>IN</sub> Rising	•		3.4 3.5	3.9 4.0	V
TG R <sub>UP</sub>	TG Driver Pull-Up On Resistance	TG High			2	3	Ω
TG R <sub>DOWN</sub>	TG Driver Pull-Down On Resistance	TG Low			2	3	Ω
BG R <sub>UP</sub>	BG Driver Pull-Up On Resistance	BG High			3	4	Ω
BG R <sub>DOWN</sub>	BG Driver Pull-Down On Resistance	BG Low			1	2	Ω
TG t <sub>r</sub>	TG Rise Time	C <sub>LOAD</sub> = 3300pF			20		ns
TG t <sub>f</sub>	TG Fall Time	C <sub>LOAD</sub> = 3300pF			20		ns
BG t <sub>r</sub>	BG Rise Time	C <sub>LOAD</sub> = 3300pF			20		ns
BG t <sub>f</sub>	BG Fall Time	C <sub>LOAD</sub> = 3300pF			20		ns
Internal V <sub>CC</sub> Re	gulator						
V <sub>INTVCC</sub>	Internal V <sub>CC</sub> Voltage	6V < V <sub>IN1</sub> <30V	•	4.7	5	5.3	V
$\Delta V_{LDO(LOAD)}$	Internal V <sub>CC</sub> Load Regulation	I <sub>CC</sub> = 0mA to 20mA			-0.1	±2	%
PGOOD Output			,				
$\Delta V_{FB1H}$	PGOOD Upper Threshold	V <sub>FB1</sub> = Rising		8	10	12	%
$\Delta V_{FB1L}$	PGOOD Lower Threshold	V <sub>FB1</sub> = Falling		-8	-10	-12	%
$\Delta V_{FB1(HYS)}$	PGOOD Hysterisis	V <sub>FB1</sub> = Returning			1	2	%
V <sub>PGL</sub>	PGOOD Low Voltage	I <sub>PGOOD</sub> = 5mA			0.15	0.4	V
<b>Boost Regulato</b>	r						
V <sub>IN2(MIN)</sub>	Minimum Operating Voltage				0.9	1.5	V
V <sub>IN2(MAX)</sub>	Maximum Operating Voltage					10	V
I <sub>Q(VIN2)</sub>	Input DC Supply Current (V <sub>IN2</sub> ) Normal Shutdown Supply Current	V <sub>SHDN</sub> =0V			3 0.01	4.5 1	mA μA
V <sub>FB2</sub>	V <sub>FB2</sub> Feedback Voltage	0°C < T < 70°C	•	1.205 1.20	1.23 1.23	1.255 1.26	V
I <sub>VFB2</sub>	V <sub>FB2</sub> Pin Bias Current		•		27	80	nA
$\Delta V_{FB2(LINE)}$	Boost Reference Line Regulation	1.5V < V <sub>IN2</sub> < 10V			0.02	0.2	%/V
f <sub>BOOST</sub>	BOOST Switching Frequency	0°C < T < 70°C	•	1.0 0.9	1.4 1.4	1.8 1.9	MHz MHz
DC <sub>BOOST(MAX)</sub>	BOOST Maximum Duty Cycle			82	86		%
I <sub>LIM(BOOST)</sub>	BOOST Switch Current Limit	(Note 5)		500	800		mA
V <sub>CESAT(BOOST)</sub>	BOOST Switch V <sub>CESAT</sub>	I <sub>SW</sub> = 300mA			300	350	mV
I <sub>SWLKG(BOOST)</sub>	BOOST Switch Leakage Current	V <sub>SW</sub> = 5V			0.01	1	μА
V <sub>SHDN</sub> (HIGH)	SHDN Input Voltage High			1			V
V <sub>SHDN</sub> (LOW)	SHDN Input Voltage Low					0.3	V
ISHDN	SHDN Pin Bias Current	V <sub>SHDN</sub> = 3V V <sub>SHDN</sub> = 0V			25 0.01	50 0.1	μA μA



# **ELECTRICAL CHARACTERISTICS**

**Note 1:** Absolute Maximum Ratings are those values beyond which the life of a device may be impaired.

**Note 2:**  $T_J$  is calculated from the ambient temperature  $T_A$  and power dissipation  $P_D$  as follows:

LTC3718EG:  $T_{.J} = T_A + (P_D \cdot 130^{\circ}C/W)$ 


**Note 3:** The LTC3718 is tested in a feedback loop that adjusts  $V_{FB1}$  to achieve a specified error amplifier output voltage ( $I_{TH}$ ).

**Note 4:** The LTC3718 is guaranteed to meet performance specifications from 0°C to 70°C. Specifications over the –40°C to 85°C operating temperature range are assured by design, characterization and correlation with statistical process controls.


Note 5: Current limit guaranteed by design and/or correlation to static test.

# TYPICAL PERFORMANCE CHARACTERISTICS







#### SHDN Pin Current vs V<sub>SHDN</sub>




# Boost Converter Current Limit vs Duty Cycle




#### V<sub>FB2</sub>, Feedback Pin Voltage



#### **Efficiency vs Load Current**




#### V<sub>OUT</sub>/V<sub>IN</sub> Tracking Ratio vs Input Voltage




3718 G

LINEAR

# TYPICAL PERFORMANCE CHARACTERISTICS








# Load-Step Transient Vout 200mV/DIV IL 5A/DIV ViN = 2.5V Vout = 1.25V 20µs/DIV 3718610.eps


LOAD = 500mA TO 10A STEP

FIGURE 1 CIRCUIT












LINEAR

# TYPICAL PERFORMANCE CHARACTERISTICS







Undervoltage Lockout Threshold vs Temperature

4.0

3.5

2.0

-50

-25

0

25


50


75


100


125

TEMPERATURE (C)









INEAD

3718fa

# PIN FUNCTIONS

**RUN/SS (Pin 1):** Run Control and Soft-Start Input. A capacitor to ground at this pin sets the ramp time to full output current (approximately  $3s/\mu F$ ) and the time delay for overcurrent latchoff (see Applications Information). Forcing this pin below 0.8V shuts down the device.

 $V_{ON}$  (Pin 2): On-Time Voltage Input. Voltage trip point for the on-time comparator. Tying this pin to the output voltage makes the on-time proportional to  $V_{OUT}$ . The comparator input defaults to 0.7V when the pin is grounded, 2.4V when the pin is tied to  $INTV_{CC}$ .

**PGOOD (Pin 3):** Power Good Output. Open-drain logic output that is pulled to ground when the output voltage of the buck section is not within  $\pm 10\%$  of the regulation point.

 $V_{RNG}$  (Pin 4): Sense Voltage Range Input. The voltage at this pin is ten times the nominal sense voltage at maximum output current and can be set from 0.5V to 2V by a resistive divider from INTV<sub>CC</sub>. The nominal sense voltage defaults to 70mV when this pin is tied to ground, 140mV when tied to INTV<sub>CC</sub>.

I<sub>TH</sub> (Pin 5): Current Control Threshold and Error Amplifier Compensation Point. The current comparator threshold increases with this control voltage. The voltage ranges from 0V to 2.4V with 1.2V corresponding to zero sense voltage (zero current).

**SGND (Pins 6, 11):** Signal Ground. All small-signal components and compensation components should connect to this ground, which in turn connects to PGND at one point.

 $I_{ON}$  (Pin 7): On-Time Current Input. Tie a resistor from  $V_{IN}$  to this pin to set the one-shot timer current and thereby set the switching frequency.

 $V_{FB1}$  (Pin 8): Error Amplifier Feedback Input. This pin connects the negative error amplifier input to  $V_{OUT}$ .

 $V_{REF}$  (Pin 9): Positive Input of Internal Error Amplifier. Reference voltage for output voltage, power good threshold, and short-circuit shutdown threshold. The output voltage is set to  $V_{REF}/2$ .

**SHDN** (**Pin 10**): Shutdown, Active Low. Tie to 1V or more to enable boost converter portion of the LTC3718. Ground to shut down.

 $V_{FB2}$  (Pin 12): Boost Converter Feedback. The  $V_{FB2}$  pin is connected to INTV<sub>CC</sub> through a resistor divider to set the voltage on INTV<sub>CC</sub>. Set INTV<sub>CC</sub> voltage according to:

 $V_{INTVCC} = 1.23V(1 + R_{F2}/R_{F1})$ 

**SW2** (Pin 13): Boost Converter Switch Pin. Connect inductor/diode for boost converter portion here. Minimize trace area at this pin to keep EMI down.

**PGND (Pins 14, 19):** Power Ground. Connect these pins closely to the source of the bottom N-channel MOSFET, the (–) terminal of  $C_{VCC}$  and the (–) terminal of  $C_{IN}$ .

**V<sub>IN2</sub>** (**Pin 15**): Input Supply Pin for Boost Converter Portion of LTC3718. Must be locally bypassed.

 $V_{IN1}$  (Pin 16): Main Input Supply. Decouple this pin to PGND with at least a  $1\mu F$  ceramic capacitor.

**INTV**<sub>CC</sub> (**Pin 17**): Internal Regulator Output. The driver and control circuits are powered from this voltage when  $V_{IN}$  is greater than 5V. Decouple this pin to power ground with a minimum of  $4.7\mu F$  low ESR tantalum or ceramic capacitor.

**BG** (Pin 18): Bottom Gate Drive. Drives the gate of the bottom N-channel MOSFET between ground and  $INTV_{CC}$ .

**SENSE**<sup>-</sup> (**Pin 20**): Negative Current Sense Comparator Input. The (–) input to the current comparator is normally connected to power ground unless using a resistive divider from INTV<sub>CC</sub> (see Applications Information).

**SENSE+** (Pin 21): Positive Current Sense Comparator Input. The (+) input to the current comparator is normally connected to the SW node unless using a sense resistor (see Applications Information).


**SW1** (Pin 22): Switch Node. The (-) terminal of the bootstrap capacitor  $C_B$  connects here. This pin swings from a diode voltage drop below ground up to  $V_{IN}$ .

**TG (Pin 23):** Top Gate Drive. Drives the top N-channel MOSFET with a voltage swing equal to  $INTV_{CC}$  superimposed on the switch node voltage SW.

**BOOST (Pin 24):** Boosted Floating Driver Supply. The (+) terminal of the bootstrap capacitor  $C_B$  connects here. This pin swings from a diode voltage drop below  $INTV_{CC}$  up to  $V_{IN}$  +  $INTV_{CC}$ .



# **FUNCTIONAL DIAGRAMS**



### **OPERATION**

#### **Main Control Loop**

The LTC3718 is a current mode controller for DC/DC step-down converters designed to operate from low input voltages. It incorporates a boost converter with a buck regulator.

#### **Buck Regulator Operation**

In normal operation, the top MOSFET is turned on for a fixed interval determined by a one-shot timer OST. When the top MOSFET is turned off, the bottom MOSFET is turned on until the current comparator I<sub>CMP</sub> trips, restarting the one-shot timer and initiating the next cycle. Inductor current is determined by sensing the voltage between the SENSE<sup>+</sup> and SENSE<sup>-</sup> pins using the bottom MOSFET on-resistance. The voltage on the I<sub>TH</sub> pin sets the comparator threshold corresponding to inductor valley current. The error amplifier EA adjusts this voltage by comparing the feedback signal V<sub>FB1</sub> from the output voltage with an internal reference generated from one half of the voltage on V<sub>RFF</sub>. If the load current increases, it causes a drop in the feedback voltage relative to the reference. The I<sub>TH</sub> voltage then rises until the average inductor current again matches the load current.

The operating frequency is determined implicitly by the top MOSFET on-time and the duty cycle required to maintain regulation. The one-shot timer generates an ontime that is proportional to the ideal duty cycle, thus holding frequency approximately constant with changes in  $V_{\text{IN}}$ . The nominal frequency can be adjusted with an external resistor  $R_{\text{ON}}$ .

Overvoltage and undervoltage comparators OV and UV pull the PGOOD output low if the output feedback voltage exits a  $\pm 10\%$  window around the regulation point. Furthermore, in an overvoltage condition, M1 is turned off and M2 is turned on and held on until the overvoltage condition clears.

Pulling the RUN/SS pin low forces the controller into its shutdown state, turning off both M1 and M2. Releasing the pin allows an internal 1.2 $\mu$ A current source to charge up an external soft-start capacitor C<sub>SS</sub>. When this voltage reaches 1.5V, the controller turns on and begins switching, but with the I<sub>TH</sub> voltage clamped at approximately 0.6V below the RUN/SS voltage. As C<sub>SS</sub> continues to charge, the soft-start current limit is removed.

#### INTV<sub>CC</sub> Power

Power for the top and bottom MOSFET drivers and most of the internal controller circuitry is derived from the INTV $_{CC}$  pin. The top MOSFET driver is powered from a floating bootstrap capacitor  $C_B$ . This capacitor is recharged from INTV $_{CC}$  through an external Schottky diode  $D_B$  when the top MOSFET is turned off.

#### **Boost Regulator Operation**

The 5V power source for INTV<sub>CC</sub> can be provided by a current mode, internally compensated fixed frequency step-up switching regulator that has been incorporated into the LTC3718.

Operation can be best understood by referring to the Functional Diagrams. Q1 and Q2 form a bandgap reference core whose loop is closed around the output of the regulator. The voltage drop across R5 and R6 is low enough such that Q1 and Q2 do not saturate, even when  $V_{IN2}$  is 1V. When there is no load,  $V_{FB2}$  rises slightly above 1.23V, causing  $V_C$  (the error amplifier's output) to decrease. Comparator A2's output stays high, keeping switch Q3 in the off state. As increased output loading causes the V<sub>FB2</sub> voltage to decrease, A1's output increases. Switch current is regulated directly on a cycle-by-cycle basis by the V<sub>C</sub> node. The flip-flop is set at the beginning of each switch cycle, turning on the switch. When the summation of a signal representing switch current and a ramp generator (introduced to avoid subharmonic oscillations at duty factors greater than 50%) exceeds the V<sub>C</sub> signal, comparator A2 changes state, resetting the flip-flop and turning off the switch. More power is delivered to the output as switch current is increased. The output voltage, attenuated by external resistor divider R7 and R8, appears at the V<sub>FB2</sub> pin, closing the overall loop. Frequency compensation is provided internally by  $R_C$  and  $C_C$ . Transient response can be optimized by the addition of a phase lead capacitor C<sub>Pl</sub> in parallel with R7 in applications where large value or low ESR output capacitors are used.

As the load current is decreased, the switch turns on for a shorter period each cycle. If the load current is further decreased, the boost converter will skip cycles to maintain output voltage regulation. If the  $V_{FB2}$  pin voltage is increased significantly above 1.23V, the boost converter will enter a low power state.



A typical LTC3718 application circuit is shown in Figure 1. External component selection is primarily determined by the maximum load current and begins with the selection of the sense resistance and power MOSFET switches. The LTC3718 uses the on-resistance of the synchronous power MOSFET for determining the inductor current. The desired amount of ripple current and operating frequency largely determines the inductor value. Finally,  $C_{\text{IN}}$  is selected for its ability to handle the large RMS current into the converter and  $C_{\text{OUT}}$  is chosen with low enough ESR to meet the output voltage ripple and transient specification.

#### Maximum Sense Voltage and V<sub>RNG</sub> Pin

Inductor current is determined by measuring the voltage across a sense resistance that appears between the SENSE+ and SENSE- pins. The maximum sense voltage is set by the voltage applied to the  $V_{RNG}$  pin and is equal to approximately (0.13) $V_{RNG}$  for sourcing current and (0.17) $V_{RNG}$  for sinking current. The current mode control loop will not allow the inductor current valleys to exceed (0.13) $V_{RNG}/R_{SENSE}$  for sourcing current and (0.17) $V_{RNG}$  for sinking current. In practice, one should allow some margin for variations in the LTC3718 and external component values and a good guide for selecting the sense resistance is:

$$R_{SENSE} = \frac{V_{RNG}}{10 \bullet I_{OUT(MAX)}}$$

when  $V_{BNG} = 0.5 - 2V$ .

An external resistive divider from INTV $_{CC}$  can be used to set the voltage of the V $_{RNG}$  pin between 0.5V and 2V resulting in nominal sense voltages of 50mV to 200mV. Additionally, the V $_{RNG}$  pin can be tied to SGND or INTV $_{CC}$  in which case the nominal sense voltage defaults to 70mV or 140mV, respectively. The maximum allowed sense voltage is about 1.3 times this nominal value for positive output current and 1.7 times the nominal value for negative output current.

#### Connecting the SENSE<sup>+</sup> and SENSE<sup>-</sup> Pins

The LTC3718 can be used with or without a sense resistor. When using a sense resistor, it is placed between the source of the bottom MOSFET M2 and ground. Connect

the SENSE<sup>+</sup> and SENSE<sup>-</sup> pins as a Kelvin connection to the sense resistor with SENSE<sup>+</sup> at the source of the bottom MOSFET and the SENSE<sup>-</sup> pin to PGND1. Using a sense resistor provides a well defined current limit, but adds cost and reduces efficiency. Alternatively, one can eliminate the sense resistor and use the bottom MOSFET as the current sense element by simply connecting the SENSE<sup>+</sup> pin to the drain and the SENSE<sup>-</sup> pin to the source of the bottom MOSFET. This improves efficiency, but one must carefully choose the MOSFET on-resistance as discussed in a later section.

#### **Power MOSFET Selection**

The LTC3718 requires two external N-channel power MOSFETs, one for the top (main) switch and one for the bottom (synchronous) switch. Important parameters for the power MOSFETs are the breakdown voltage  $V_{(BR)DSS}$ , threshold voltage  $V_{(GS)TH}$ , on-resistance  $R_{DS(ON)}$ , reverse transfer capacitance  $C_{RSS}$  and maximum current  $I_{DS(MAX)}$ .

The gate drive voltage is set by the 5V  $INTV_{CC}$  supply. Consequently, logic-level threshold MOSFETs must be used in LTC3718 applications.

When the bottom MOSFET is used as the current sense element, particular attention must be paid to its on-resistance. MOSFET on-resistance is typically specified with a maximum value  $R_{DS(ON)(MAX)}$  at 25°C. In this case, additional margin is required to accommodate the rise in MOSFET on-resistance with temperature:

$$R_{DS(ON)(MAX)} = \frac{R_{SENSE}}{\rho_T}$$

The  $\rho_T$  term is a normalization factor (unity at 25°C) accounting for the significant variation in on-resistance with temperature, typically about 0.4%/°C as shown in Figure 2. For a maximum junction temperature of 100°C, using a value  $\rho_T = 1.3$  is reasonable.

The power dissipated by the top and bottom MOSFETs strongly depends upon their respective duty cycles and the load current. During normal operation, the duty cycles for the MOSFETs are:

TECHNOLOGY TECHNOLOGY




Figure 2. R<sub>DS(ON)</sub> vs Temperature

$$D_{TOP} = \frac{V_{OUT}}{V_{IN}}$$
 
$$D_{BOT} = \frac{V_{IN} - V_{OUT}}{V_{IN}}$$

The resulting power dissipation in the MOSFETs at maximum output current are:

$$P_{TOP} = D_{TOP} I_{OUT(MAX)}^{2} \rho_{T(TOP)} R_{DS(ON)(MAX)} + k V_{IN}^{2} I_{OUT(MAX)} C_{RSS} f$$

$$P_{BOT} = D_{BOT} I_{OUT(MAX)}^2 \rho_{T(BOT)} R_{DS(ON)(MAX)}$$

Both MOSFETs have  $I^2R$  losses and the top MOSFET includes an additional term for transition losses, which are largest at high input voltages. The constant  $k=1.7A^{-1}$  can be used to estimate the amount of transition loss. The bottom MOSFET losses are greatest when the bottom duty cycle is near 100%, during a short-circuit or at high input voltage.

# **Operating Frequency**

The choice of operating frequency is a tradeoff between efficiency and component size. Low frequency operation improves efficiency by reducing MOSFET switching losses but requires larger inductance and/or capacitance in order to maintain low output ripple voltage.

The operating frequency of LTC3718 applications is determined implicitly by the one-shot timer that controls the on-time  $t_{ON}$  of the top MOSFET switch. The on-time is set by the current into the  $t_{ON}$  pin and the voltage at the  $t_{ON}$  pin according to:

$$t_{ON} = \frac{V_{VON}}{I_{ION}} (10pF)$$

Tying a resistor  $R_{ON}$  from  $V_{IN}$  to the  $I_{ON}$  pin yields an ontime inversely proportional to  $V_{IN}$ . For a step-down converter, this results in approximately constant frequency operation as the input supply varies:

$$f = \frac{V_{OUT}}{V_{VON}R_{ON}(10pF)} [Hz]$$

To hold frequency constant during output voltage changes, tie the  $V_{ON}$  pin to  $V_{OUT}$ . The  $V_{ON}$  pin has internal clamps that limit its input to the one-shot timer. If the pin is tied below 0.7V, the input to the one-shot is clamped at 0.7V. Similarly, if the pin is tied above 2.4V, the input is clamped at 2.4V.

Because the voltage at the  $I_{ON}$  pin is about 0.7V, the current into this pin is not exactly inversely proportional to  $V_{IN}$ , especially in applications with lower input voltages. To account for the 0.7V drop on the  $I_{ON}$  pin, the following equation can be used to calculate frequency:


$$f = \frac{\left(V_{IN} - 0.7V\right) \bullet V_{OUT}}{V_{VON} \bullet V_{IN} \bullet R_{ON}(10pF)}$$

To correct for this error, an additional resistor  $R_{ON2}$  connected from the  $I_{ON}$  pin to the 5V INTV<sub>CC</sub> supply will further stabilize the frequency.

$$R_{ON2} = \frac{5V}{0.7V} R_{ON}$$

Changes in the load current magnitude will also cause frequency shift. Parasitic resistance in the MOSFET switches and inductor reduce the effective voltage across the inductance, resulting in increased duty cycle as the load current increases. By lengthening the on-time slightly as current increases, constant frequency operation can be maintained. This is accomplished with a resistive divider from the  $I_{TH}$  pin to the  $V_{ON}$  pin and  $V_{OUT}$ . The values required will depend on the parasitic resistances in the specific application. A good starting point is to feed about 25% of the voltage change at the  $I_{TH}$  pin to the  $V_{ON}$  pin as shown in Figure 3a. Place capacitance on the  $V_{ON}$  pin to








Figure 3. Adjusting Frequency Shift with Load Current Changes

filter out the  $I_{TH}$  variations at the switching frequency. The resistor load on  $I_{TH}$  reduces the DC gain of the error amp and degrades load regulation, which can be avoided by using the PNP emitter follower of Figure 3b.

#### Inductor L1 Selection

Given the desired input and output voltages, the inductor value and operating frequency determine the ripple current:

$$\Delta I_{L} = \left(\frac{V_{OUT}}{fL}\right) \left(1 - \frac{V_{OUT}}{V_{IN}}\right)$$

Lower ripple current reduces cores losses in the inductor, ESR losses in the output capacitors and output voltage ripple. Highest efficiency operation is obtained at low frequency with small ripple current. However, achieving this requires a large inductor. There is a tradeoff between component size, efficiency and operating frequency.

A reasonable starting point is to choose a ripple current that is about 40% of  $I_{OUT(MAX)}$ . The largest ripple current occurs at the highest  $V_{IN}$ . To guarantee that ripple current does not exceed a specified maximum, the inductance should be chosen according to:

$$L = \left(\frac{V_{OUT}}{f \Delta I_{L(MAX)}}\right) \left(1 - \frac{V_{OUT}}{V_{IN(MAX)}}\right)$$

Once the value for L is known, the type of inductor must be selected. High efficiency converters generally cannot afford the core loss found in low cost powdered iron cores, forcing the use of more expensive ferrite, molypermalloy or Kool  $M\mu^{\otimes}$  cores. A variety of inductors designed for high current, low voltage applications are

available from manufacturers such as Sumida, Panasonic, Coiltronics, Coilcraft and Toko.

#### Schottky Diode D1, D2 Selection

The Schottky diodes, D1 and D2, shown in Figure 1 conduct during the dead time between the conduction of the power MOSFET switches. It is intended to prevent the body diodes of the top and bottom MOSFETs from turning on and storing charge during the dead time, which can cause a modest (about 1%) efficiency loss. The diodes can be rated for about one half to one fifth of the full load current since they are on for only a fraction of the duty cycle. In order for the diode to be effective, the inductance between it and the bottom MOSFET must be as small as possible, mandating that these components be placed adjacently. The diodes can be omitted if the efficiency loss is tolerable.

#### CIN and COUT Selection

The input capacitance  $C_{IN}$  is required to filter the square wave current at the drain of the top MOSFET. Use a low ESR capacitor sized to handle the maximum RMS current.

$$I_{RMS} \cong I_{OUT(MAX)} \frac{V_{OUT}}{V_{IN}} \sqrt{\frac{V_{IN}}{V_{OUT}}} - 1$$

This formula has a maximum at  $V_{IN} = 2V_{OUT}$ , where  $I_{RMS} = I_{OUT(MAX)}/2$ . This simple worst-case condition is commonly used for design because even significant deviations do not offer much relief. Note that ripple current ratings from capacitor manufacturers are often based on only 2000 hours of life which makes it advisable to derate the capacitor.

The selection of C<sub>OUT</sub> is primarily determined by the ESR required to minimize voltage ripple and load step

Kool Mμ is a registered trademark of Magnetics, Inc.

TECHNOLOGY TECHNOLOGY

transients. The output ripple  $\Delta V_{OUT}$  is approximately bounded by:

$$\Delta V_{OUT} \le \Delta I_L \left( ESR + \frac{1}{8fC_{OUT}} \right)$$

Since  $\Delta I_L$  increases with input voltage, the output ripple is highest at maximum input voltage. Typically, once the ESR requirement is satisfied, the capacitance is adequate for filtering and has the necessary RMS current rating.

Multiple capacitors placed in parallel may be needed to meet the ESR and RMS current handling requirements. Dry tantalum, special polymer, aluminum electrolytic and ceramic capacitors are all available in surface mount packages. Special polymer capacitors offer very low ESR but have lower capacitance density than other types. Tantalum capacitors have the highest capacitance density but it is important to only use types that have been surge tested for use in switching power supplies. Aluminum electrolytic capacitors have significantly higher ESR, but can be used in cost-sensitive applications providing that consideration is given to ripple current ratings and long term reliability. Ceramic capacitors have excellent low ESR characteristics but can have a high voltage coefficient and audible piezoelectric effects. The high Q of ceramic capacitors with trace inductance can also lead to significant ringing. When used as input capacitors, care must be taken to ensure that ringing from inrush currents and switching does not pose an overvoltage hazard to the power switches and controller. To dampen input voltage transients, add a small 5µF to 50µF aluminum electrolytic capacitor with an ESR in the range of  $0.5\Omega$  to  $2\Omega$ . High performance through-hole capacitors may also be used, but an additional ceramic capacitor in parallel is recommended to reduce the effect of their lead inductance.

# Top MOSFET Driver Supply $(C_B, D_B)$

An external bootstrap capacitor  $C_B$  connected to the BOOST pin supplies the gate drive voltage for the topside MOSFET. This capacitor is charged through diode  $D_B$  from INTV $_{CC}$  when the switch node is low. When the top MOSFET turns on, the switch node rises to  $V_{IN}$  and the BOOST pin rises to approximately  $V_{IN}$  + INTV $_{CC}$ . The boost capacitor needs to store about 100 times the gate charge required by the

top MOSFET. In most applications a  $0.1\mu F$  to  $0.47\mu F$  X5R or X7R dielectric capacitor is adequate.

#### **Fault Condition: Current Limit**

The maximum inductor current is inherently limited in a current mode controller by the maximum sense voltage. In the LTC3718, the maximum sense voltage is controlled by the voltage on the  $V_{RNG}$  pin. With valley current control, the maximum sense voltage and the sense resistance determine the maximum allowed inductor valley current. The corresponding output current limit is:

$$\begin{split} I_{\text{LIMITPOSITIVE}} &= \frac{V_{SNS(MAX)}}{R_{DS(ON)}\rho_T} + \frac{1}{2}\Delta I_L \\ I_{\text{LIMITNEGATIVE}} &= \frac{V_{SNS(MIN)}}{R_{DS(ON)}\rho_T} - \frac{1}{2}\Delta I_L \end{split}$$

The current limit value should be checked to ensure that  $I_{LIMIT(MIN)} > I_{OUT(MAX)}$ . The minimum value of current limit generally occurs with the largest  $V_{IN}$  at the highest ambient temperature, conditions that cause the largest power loss in the converter. Note that it is important to check for self-consistency between the assumed MOSFET junction temperature and the resulting value of  $I_{LIMIT}$  which heats the MOSFET switches.

Caution should be used when setting the current limit based upon the  $R_{DS(0N)}$  of the MOSFETs. The maximum current limit is determined by the minimum MOSFET onresistance. Data sheets typically specify nominal and maximum values for  $R_{DS(0N)},\,$  but not a minimum. A reasonable assumption is that the minimum  $R_{DS(0N)}$  lies the same amount below the typical value as the maximum lies above it. Consult the MOSFET manufacturer for further quidelines.

#### Minimum Off-time and Dropout Operation

The minimum off-time  $t_{OFF(MIN)}$  is the smallest amount of time that the LTC3718 is capable of turning on the bottom MOSFET, tripping the current comparator and turning the MOSFET back off. This time is generally about 250ns. The minimum off-time limit imposes a maximum duty cycle of  $t_{ON}/(t_{ON}+t_{OFF(MIN)})$ . If the maximum duty cycle is reached,



due to a dropping input voltage for example, then the output will drop out of regulation. The minimum input voltage to avoid dropout is:

$$V_{IN(MIN)} = V_{OUT} \frac{t_{ON} + t_{OFF(MIN)}}{t_{ON}}$$

#### **Output Voltage Programming**

When  $V_{FB}$  is connected to  $V_{OUT}$ , the output voltage is regulated to one half of the voltage at the  $V_{REF}$  pin. A resistor connected between  $V_{FB}$  and  $V_{OUT}$  can be used to further adjust the output voltage according to the following equation:

$$V_{OUT} = V_{REF} \left( \frac{60k + R_{FB}}{120k} \right)$$

If  $V_{REF}$  exceeds 3V, resistors should be placed in series with the  $V_{REF}$  pin and the  $V_{FB}$  pin to avoid exceeding the input common mode range of the internal error amplifier. To maintain the  $V_{OUT} = V_{REF}/2$  relationship, the resistor in series with the  $V_{REF}$  pin should be made twice as large as the resistor in series with the  $V_{FB}$  pin.




Figure 4

#### **External Gate Drive Buffers**

The LTC3718 drivers are adequate for driving up to about 30nC into MOSFET switches with RMS currents of 50mA. Applications with larger MOSFET switches or operating at frequencies requiring greater RMS currents will benefit from using external gate drive buffers such as the LTC1693.




Figure 5. Optional External Gate Driver

Alternately, the external buffer circuit shown in Figure 5 can be used. Note that the bipolar devices reduce the signal swing at the MOSFET gate.

#### Soft-Start and Latchoff with the RUN/SS Pin

The RUN/SS pin provides a means to shut down the LTC3718 as well as a timer for soft-start and overcurrent latchoff. Pulling the RUN/SS pin below 0.8V puts the LTC3718 into a low quiescent current shutdown (I $_{\rm Q}$  < 30 $\mu$ A). Releasing the pin allows an internal 1.2 $\mu$ A current source to charge up the external timing capacitor C<sub>SS</sub>. If RUN/SS has been pulled all the way to ground, there is a delay before starting of about:

$$t_{DELAY} = \frac{1.5V}{1.2\mu A} C_{SS} = (1.3s/\mu F) C_{SS}$$

When the voltage on RUN/SS reaches 1.5V, the LTC3718 begins operating with a clamp on  $I_{TH}$  of approximately 0.9V. As the RUN/SS voltage rises to 3V, the clamp on  $I_{TH}$  is raised until its full 2.4V range is available. This takes an additional 1.3s/µF, during which the load current is folded back. During start-up, the maximum load current is reduced until either the RUN/SS pin rises to 3V or the output reaches 75% of its final value. The pin can be driven from logic as shown in Figure 6. Diode D1 reduces the start delay while allowing  $C_{SS}$  to charge up slowly for the soft-start function.




Figure 6. RUN/SS Pin Interfacing with Latchoff Defeated

After the controller has been started and given adequate time to charge up the output capacitor,  $C_{SS}$  is used as a short-circuit timer. After the RUN/SS pin charges above 4V, if the output voltage falls below 75% of its regulated value, then a short-circuit fault is assumed. A 1.8 $\mu$ A current then begins discharging  $C_{SS}$ . If the fault condition



persists until the RUN/SS pin drops to 3.5V, then the controller turns off both power MOSFETs, shutting down the converter permanently. The RUN/SS pin must be actively pulled down to ground in order to restart operation.

The overcurrent protection timer requires that the soft-start timing capacitor  $C_{SS}$  be made large enough to guarantee that the output is in regulation by the time  $C_{SS}$  has reached the 4V threshold. In general, this will depend upon the size of the output capacitance, output voltage and load current characteristic. A minimum soft-start capacitor can be estimated from:

$$C_{SS} > C_{OUT} V_{OUT} R_{SENSE} (10^{-4} [F/V s])$$

Generally 0.1µF is more than sufficient.

Overcurrent latchoff operation is not always needed or desired. The feature can be overridden by adding a pull-up current greater than  $5\mu A$  to the RUN/SS pin. The additional current prevents the discharge of  $C_{SS}$  during a fault and also shortens the soft-start period. Using a resistor to  $V_{IN}$  as shown in Figure 6a is simple, but slightly increases shutdown current. Connecting a resistor to INTV $_{CC}$  as shown in Figure 6b eliminates the additional shutdown current, but requires a diode to isolate  $C_{SS}$ . Any pull-up network must be able to pull RUN/SS above the 4.2V maximum threshold of the latchoff circuit and overcome the  $4\mu A$  maximum discharge current.

# INTV<sub>CC</sub> Supply

The 5V supply that powers the drivers and internal circuitry within the LTC3718 can be supplied by either an internal P-channel low dropout regulator if  $V_{IN}$  is greater than 5V or the internal boost regulator if  $V_{IN}$  is less than 5V. The INTV<sub>CC</sub> pin can supply up to 50mA RMS and must be bypassed to ground with a minimum of 4.7µF tantalum or other low ESR capacitor. Good bypassing is necessary to supply the high transient currents required by the MOSFET gate drivers. Applications using large MOSFETs with a high input voltage and high frequency of operation may cause the LTC3718 to exceed its maximum junction temperature rating or RMS current rating. In continuous mode operation, this current is  $I_{GATECHG} = f(Q_{g(TOP)} + Q_{g(BOT)})$ . The junction temperature can be estimated from the equations given in Note 2 of the Electrical Characteristics.

#### Inductor Selection for Boost Converter

For the boost converter, the inductance should be  $4.7\mu H$  for input voltages less then 3.3V and  $10\mu H$  for inputs above 3.3V. The inductor should have a saturation current rating of approximately 0.5A or greater. A guide for selecting an inductor for the boost converter is to choose a ripple current that is 40% of the current supplied by the boost converter. To ensure that the ripple current doesn't exceed a specified amount, the inductance can be chosen according to the following equation:

$$L = \frac{V_{IN2(MIN)} \left(1 - \frac{V_{IN2(MAX)}}{V_{OUT(BOOST)}}\right)}{\Delta I \cdot f}$$

#### **Diode D3 Selection**

A Schottky diode is recommended for use in the boost converter section. The Motorola MBR0520 is a very good choice.

#### **Boost Converter Output Capacitor**

Because the LTC3718's boost converter is internally compensated, loop stability must be carefully considered when choosing its output capacitor. Small, low cost tantalum capacitors have some ESR, which aids stability. However, ceramic capacitors are becoming more popular, having attractive characteristics such as near-zero ESR, small size and reasonable cost. Simply replacing a tantalum output capacitor with a ceramic unit will decrease the phase margin, in some cases to unacceptable levels. With the addition of a phase-lead capacitor and isolating resistor, the boost converter portion of the LTC3718 can be used successfully with ceramic output capacitors.

# **Efficiency Considerations**

The percent efficiency of a switching regulator is equal to the output power divided by the input power times 100%. It is often useful to analyze individual losses to determine what is limiting the efficiency and which change would produce the most improvement. Although all dissipative elements in the circuit produce losses, four main sources account for most of the losses in LTC3718 circuits:



- 1. DC I<sup>2</sup>R losses. These arise from the resistances of the MOSFETs, inductor and PC board traces and cause the efficiency to drop at high output currents. In continuous mode the average output current flows through L, but is chopped between the top and bottom MOSFETs. If the two MOSFETs have approximately the same  $R_{DS(ON)}$ , then the resistance of one MOSFET can simply be summed with the resistances of L and the board traces to obtain the DC I<sup>2</sup>R loss. For example, if  $R_{DS(ON)} = 0.01\Omega$  and  $R_L = 0.005\Omega$ , the loss will range from 1% up to 10% as the output current varies from 1A to 10A for a 1.5V output.
- 2. Transition loss. This loss arises from the brief amount of time the top MOSFET spends in the saturated region during switch node transitions. It depends upon the input voltage, load current, driver strength and MOSFET capacitance, among other factors. The loss is significant at input voltages above 20V and can be estimated from:

Transition Loss 
$$\cong$$
 (1.7A<sup>-1</sup>)  $V_{IN}^2 I_{OUT} C_{RSS} f$ 

- 3.  $\mathsf{INTV}_{\mathsf{CC}}$  current. This is the sum of the MOSFET driver and control currents.
- 4. C<sub>IN</sub> loss. The input capacitor has the difficult job of filtering the large RMS input current to the regulator. It must have a very low ESR to minimize the AC I<sup>2</sup>R loss and sufficient capacitance to prevent the RMS current from causing additional upstream losses in fuses or batteries.

Other losses, including  $C_{OUT}$  ESR loss, Schottky diode D1 conduction loss during dead time and inductor core loss generally account for less than 2% additional loss.

When making adjustments to improve efficiency, the input current is the best indicator of changes in efficiency. If you make a change and the input current decreases, then the efficiency has increased. If there is no change in input current, then there is no change in efficiency.

#### **Checking Transient Response**

The regulator loop response can be checked by looking at the load transient response. Switching regulators take several cycles to respond to a step in load current. When a load step occurs,  $V_{OUT}$  immediately shifts by an amount equal to  $\Delta I_{LOAD}$  (ESR), where ESR is the effective series resistance of  $C_{OUT}$ .  $\Delta I_{LOAD}$  also begins to charge or

discharge  $C_{OUT}$  generating a feedback error signal used by the regulator to return  $V_{OUT}$  to its steady-state value. During this recovery time,  $V_{OUT}$  can be monitored for overshoot or ringing that would indicate a stability problem. The  $I_{TH}$  pin external components shown in Figure 1 will provide adequate compensation for most applications. For a detailed explanation of switching control loop theory see Application Note 76.

#### **Design Example**

As a design example, take a supply with the following specifications:  $V_{IN} = 2.5V$ ,  $V_{OUT} = 1.25V \pm 100 mV$ ,  $I_{OUT(MAX)} = \pm 6A$ , f = 300 kHz. First, calculate the timing resistor with  $V_{ON} = V_{OUT}$ :

$$R_{ON} = \frac{2.5V - 0.7V}{(2.5V)(300kHz)(10pF)} = 240k$$

Next, use a standard value of 237k and choose the inductor for about 40% ripple current at the maximum  $V_{IN}$ :

$$L = \frac{1.25V}{(300kHz)(0.4)(6A)} \left(1 - \frac{1.25V}{2.5V}\right) = 0.87\mu H$$

Selecting a standard value of  $1\mu H$  results in a maximum ripple current of:

$$\Delta I_L = \frac{1.25V}{(300kHz)(1\mu H)} \left( 1 - \frac{1.25V}{2.5V} \right) = 2.1A$$

Next, choose the synchronous MOSFET switch. Choosing an IRF7811A ( $R_{DS(ON)} = 0.013\Omega$ ,  $C_{RSS} = 60$ pF,  $\theta_{JA} = 50$ °C/W) yields a nominal sense voltage of:

$$V_{SNS(NOM)} = (6A)(1.3)(0.013\Omega) = 101.4 \text{mV}$$

Tying  $V_{RNG}$  to 1V will set the current sense voltage range for a nominal value of 100mV with current limit occurring at 133mV. To check if the current limit is acceptable, assume a junction temperature of about 10°C above a 50°C ambient with  $\rho_{60°C} = 1.15$ :

$$I_{LIMIT} \ge \frac{133\text{mV}}{(1.15)(0.013\Omega)} + \frac{1}{2}(2.1\text{A}) = 9.9\text{A}$$

TECHNOLOGY TECHNOLOGY

and double check the assumed T<sub>J</sub> in the MOSFET:

$$P_{BOT} = \frac{2.5V - 1.25V}{2.5V} \left(\frac{9.9A}{2}\right)^2 (1.15)(0.013\Omega)$$
$$= 0.18W$$

$$T_J = 50^{\circ}C + (0.18W)(50^{\circ}C/W) = 59^{\circ}C$$

Now check the power dissipation of the top MOSFET at current limit with  $\rho_{90^{\circ}C} = 1.35$ :

$$P_{TOP} = \frac{1.25V}{2.5V} (9.9A)^{2} (1.35) (0.013\Omega)$$
$$+ (1.7)(2.5V) (9.9A)^{2} (60pF) (300kHz)$$
$$= 0.87W$$

$$T_J = 50^{\circ}C + (0.87W)(50^{\circ}C/W) = 93.5^{\circ}C$$

 $C_{\text{IN}}$  is chosen for an RMS current rating of about 6A at temperature. The output capacitors are chosen for a low

ESR of  $0.005\Omega$  to minimize output voltage changes due to inductor ripple current and load steps. The ripple voltage will be only:

$$\begin{array}{l} \Delta V_{OUT(RIPPLE)} = \Delta I_{L(MAX)} \; (ESR) \\ = (2.6A) \; (0.005\Omega) = 13 mV \end{array}$$

However, a OA to 6A load step will cause an output change of up to:

$$\Delta V_{OUT(STEP)} = \Delta I_{LOAD}$$
 (ESR) = (6A) (0.005 $\Omega$ ) = 30mV

The inductor for the boost converter is selected by first choosing an allowable ripple current. The boost converter will be operating in discontinuous mode. If we select a ripple current of 170mA for the boost converter, then:

$$L = \frac{3.3V \left(1 - \frac{3.3V}{5V}\right)}{(170\text{mA})(1.4\text{MHz})} = 4.7\mu\text{H}$$

The complete circuit is shown in Figure 7.




Figure 7. Design Example: 1.25V/±6A at 300kHz from 2.5V



#### **PC Board Layout Checklist**

When laying out a PC board follow one of the two suggested approaches. The simple PC board layout requires a dedicated ground plane layer. Also, for higher currents, it is recommended to use a multilayer board to help with heat sinking power components.

- The ground plane layer should not have any traces and it should be as close as possible to the layer with power MOSFETs.
- Place C<sub>IN</sub>, C<sub>OUT</sub>, MOSFETs, D1 and inductor all in one compact area. It may help to have some components on the bottom side of the board.
- Place LTC3718 chip with Pins 13 to 24 facing the power components. Keep the components connected to Pins 1 to 12 close to LTC3718 (noise sensitive components).
- Use an immediate via to connect the components to ground plane including SGND and PGND of LTC3718.
   Use several bigger vias for power components.
- Use compact plane for switch node (SW) to improve cooling of the MOSFETs and to keep EMI down.
- Use planes for V<sub>IN</sub> and V<sub>OUT</sub> to maintain good voltage filtering and to keep power losses low.

Flood all unused areas on all layers with copper.
 Flooding with copper will reduce the temperature rise of power component. You can connect the copper areas to any DC net (V<sub>IN</sub>, V<sub>OUT</sub>, GND or to any other DC rail in your system).

When laying out a printed circuit board, without a ground plane, use the following checklist to ensure proper operation of the controller. These items are also illustrated in Figure 8.

- Segregate the signal and power grounds. All small signal components should return to the SGND pin at one point which is then tied to the PGND pin close to the source of M2.
- Place M2 as close to the controller as possible, keeping the PGND, BG and SW traces short.
- Connect the input capacitor(s) C<sub>IN</sub> close to the power MOSFETs. This capacitor carries the MOSFET AC current.
- Keep the high dV/dt SW, BOOST and TG nodes away from sensitive small-signal nodes.
- Connect the INTV<sub>CC</sub> decoupling capacitor C<sub>VCC</sub> closely to the INTV<sub>CC</sub> and PGND pins.
- Connect the top driver boost capacitor C<sub>B</sub> closely to the BOOST and SW pins.





Figure 8. LTC3718 Layout Diagram

3718fa

# TYPICAL APPLICATION


#### One Half $V_{IN}$ , $\pm 10A$ Bus Terminator



# PACKAGE DESCRIPTION

#### G Package 24-Lead Plastic SSOP (5.3mm)


(Reference LTC DWG # 05-08-1640)





# TYPICAL APPLICATION

Dual Output 2.5V,  $\pm$ 10A Buck Converter and 5V to 12V/130mA Boost Converter



# RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS	
LT®1613	ThinSOT™ Step-Up DC/DC Converter	1.4MHz, 1.1V < V <sub>IN</sub> < 10V	
LTC1735	High Efficiency Synchronous Switching Regulator	$4V \le V_{IN} \le 36V$ , $0.8V \le V_{OUT} \le 6V$ , SSOP-16	
LTC1772	ThinSOT Current Mode Step-Down Controller	Small Solution, $2.5V \le V_{IN} \le 9.8V$ , $0.8V \le V_{OUT} \le V_{IN}$	
LTC1773	Synchronous Current Mode Step-Down Controller	$2.65V \le V_{IN} \le 8.5V$ , $0.8V \le V_{OUT} \le V_{IN}$ , $550kHz$ Operation, $>90\%$ Efficiency	
LTC1778	No R <sub>SENSE</sub> ™ Synchronous Step-Down Controller	No Sense Resistor Required, $4V \le V_{IN} \le 36V$ , $0.8V \le V_{OUT} \le V_{IN}$	
LTC1876	2-Phase, Dual Synchronous Step-Down Controller with Step-Up Regulator	$2.6V \le V_{IN} \le 36V$ , Dual Output: $0.8V \le V_{OUT} \le (0.9)V_{IN}$	
LTC3413	3A Monolithic DDR Memory Termination Regulator	$\pm 3A$ Output Current, $2.25V \le V_{IN} \le 5.5V$	
LTC3711	5-Bit, Adjustable, No R <sub>SENSE</sub> Synchronous Step-Down Controller	$0.925V \le V_{OUT} \le 2V, \ 4V \le V_{IN} \le 36V$	
LTC3713	Low Input Voltage, High Power, No R <sub>SENSE</sub> Synchronous Controller	No Sense Resistor Required, V <sub>IN(MIN)</sub> = 1.5V	
LTC3717	High Power DDR Memory Termination Regulator	$4V \le V_{IN} \le 36V$ , $V_{OUT}$ Tracks $V_{IN}$ or $V_{REF}$ , $I_{OUT}$ from 1A to 20A	
LTC3778	No R <sub>SENSE</sub> Synchronous Step-Down Controller	Optional Sense Resistor, $4V \le V_{IN} \le 36V$ , $0.6V \le V_{OUT} \le V_{IN}$	
LTC3831	High Power DDR Memory Termination Regulator	$V_{OUT}$ Tracks 1/2 $V_{IN}$ or $V_{REF}$ , $3V \le V_{IN} \le 8V$ , $I_{OUT}$ from 1A to 20A	

No  $R_{\text{SENSE}}$  and ThinSOT are trademarks of Linear Technology Corporation.

