

May 2012

FXWA9306 Dual Bi-Directional I²C-Bus® and SMBus Voltage-Level Translator

Features

- 2-Bit Bi-Directional Translator for SDA and SCL Lines in Mixed-Mode I²C-Bus Applications
- Standard-Mode, Fast-Mode, and Fast-Mode-Plus I²C-Bus and SMBus Compatible
- Less than 1.5ns Maximum Propagation Delay to Accommodate Standard-Mode and Fast-Mode I²C-Bus Devices and Multiple Masters
- Allows Voltage Level Translation Between:
 - V_{CCA} = 1.0 to 3.6V and V_{CCB} = 1.8-5.0V
- Supports I²C Clock Stretching and Multi-Master
- Provides Bi-directional Voltage Translation without Direction Pin
- Low 3.5Ω On-State Connection Between Input and Output Ports; Provides Less Signal Distortion
- Open-Drain I²C-Bus I/O Ports (A0, A1, B0, and B1)
- 5V-Tolerant I²C-Bus I/O Ports to Support Mixed-Mode Signal Operation
- Lock-Up-Free Operation
- Flow-Through Pinout for Simpler Printed-Circuit Board Trace Routing
- Packaged in 8-Terminal Leadless MicroPak™ (1.6mm x 1.6mm)

Description

The FXWA9306 is a dual, bi-directional, I^2 C-bus and SMBus, voltage-level translator with an enable (OE) input that is operational from 1.0V to 3.6V (V_{CCA}) and 1.8V to 5.5V (V_{CCB}) without requiring a direction pin.

As with standard I^2 C-bus systems, pull-up resistors are required to provide the logic HIGH levels on the translator's bus. The FXWA9306 has a standard opendrain configuration of the I^2 C-bus. The size of these pull-up resistors depends on the system, but each side of the translator must have a pull-up resistor. The device is designed to work with Standard-Mode, Fast-Mode, and Fast Mode Plus I^2 C-bus devices in addition to SMBus devices. The maximum frequency is dependent on the RC time constant, but generally supports > 2MHz.

All channels have the same electrical characteristics and there is a minimum deviation from one output to another in voltage or propagation delay. This is a benefit over discrete transistor voltage translation solutions, since the fabrication of the switch is symmetrical. The translator provides excellent ESD protection to lower voltage devices and at the same time protects less-ESD resistant devices.




Figure 1. Block Diagram

Ordering Information

Part Number	Operating Temperature Range	Top Mark	Package	Packing Method
FXWA9306L8X	-40 to +85°C	LT	8-Lead, MicroPak™, 1.6mm Wide	5000 Units on Tape and Reel

Pin Configuration




Figure 2. MicroPak™ (Top-Through View)

Pin Definitions

Pin#	Name	Description
1	GND	Ground
2	V _{CCA}	Low Voltage A-Side Power Supply
3	A ₀	A-Side Input or 3-State Output. Connect to V _{CCA} through a pull-up resistor.
4	A ₁	A-Side Input or 3-State Output. Connect to V _{CCA} through a pull-up resistor.
5	B ₁	B-Side Input or 3-State Output. Connect to V_{CCB} through a pull-up resistor.
6	B ₀	B-Side Input or 3-State Output. Connect to V _{CCB} through a pull-up resistor.
7	V _{CCB}	High Voltage B-Side Power Supply
8	OE	Output Enable Input; connect to V _{CCB} and pull-up through a high resistor.

Truth Table

Control	Outputo	
OE	Outputs	
LOW Logic Level	3-State	
HIGH Logic Level	Normal Operation; A0 = B0, A1 = B1	

Note:

- If the OE pin is driven LOW, the FXWA9306 is disabled and the A_0 , A_1 , B_0 , and B_1 pins are forced into 3-state. OE references V_{CCB} and the OE logic levels should be at least 1V higher than V_{CCA} , for best translator operation.

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol		Parameter	Min.	Max.	Units	
V _{CCA} , V _{CCB}	Supply Voltage		-0.5	7.0		
		A Port	-0.5	7.0	\ \	
V_{IN}	DC Input Voltage	B Port	-0.5	7.0	V	
		Control Input (OE)	-0.5	7.0		
		An Outputs 3-State	-0.5	7.0		
\/	Output Voltage ⁽³⁾	B _n Outputs 3-State	-0.5	7.0		
Vo	Output Voltage	An Outputs Active	-0.5	V _{CCA} + 0.5V		
		B _n Outputs Active	-0.5	V _{CCB} + 0.5V		
I _{CH}	DC Channel Current			90	mA	
I _{IK}	DC Input Diode Current	At V _{IN} < 0V		-50	mA	
	At V ₀ < 0V			-50	mΛ	
I _{OK}	DC Output Diode Current	At V _O > V _{CC}		+50	mA	
I _{OH} / I _{OL}	DC Output Source/Sink Curr	rent	-50	+50	mA	
Icc	DC V _{CC} or Ground Current p	er Supply Pin		±100	mA	
T _{STG}	Storage Temperature Range			+150	°C	
I _{LATCHUP}	Latch-up Performance Above V _{CC} and below GND at 125°C			<u>+</u> 100	mA	
	Human Body Model, JESD22-A114-A			> 4000		
ESD	Electrostatic Discharge Capability Human Body Model, Pin to Pin, B Port ⁽⁴⁾		> 8000	V		
	Capability	Charged Device Model, JESD22-A115-A		> 1000		

Notes:

- 3. Io absolute maximum rating must be observed.
- 4. Test conditions: B0 and B1 vs. V_{CCB}, B0 and B1 vs. GND, V_{CCB} vs. GND

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol		Min.	Max.	Units	
V_{CCA}	Power Supply Operating		1.0	5.5	V
V _{CCB}	Power Supply Operating		1.8	5.5	V
		A Port	0	5.5	V
V_{IN}	Input Voltage	B Port	0	5.5	
		Control Input (OE)	0	5.5	
Θ_{JA}	Thermal Resistance, Junction to Ambient			470	C°/W
I _{SW(pass)}	Pass Switch Current		0	64	mA
T _A	Free Air Operating Temperature		-40	+85	°C

Notes:

- 5. All unused inputs and I/O pins must be held at V_{CCI} or GND.
- V_{CCA} ≤ V_{CCB} -1V for best results in level-shifting applications.

DC Electrical Characteristics

Unless otherwise noted, values are at $T_A = -40$ °C to +85°C; all typical values are at $T_A = 25$ °C.

Symbol	Parameter	C	Conditions		Тур.	Max.	Unit
V _{IK}	Input Clamping Voltage	I _I = -18mA; V	I _(OE) = 0V			-1.2	V
I _{IH}	High-Level Input Current	$V_I = 5V; V_{I(OE)}$	$r_0 = 0V$			5	μA
C _{i(OE)}	OE Pin Input Capacitance	$V_1 = 3V \text{ or } 0V$	1		7.1		pF
C _{i/O(off)}	Off-State I/O Pin Capacitance A0, A1, B0, B1	V _O = 3V or 0	$V; V_{I(OE)} = 0V$		4	6	pF
C _{i/O(on)}	On-State I/O Pin Capacitance A0, A1, B0, B1	V _O = 3V or 0	V; V _{I(OE)} = 3V		9.3	12.5	pF
			V _{I(OE)} = 4.5V		2.4	5.0	
Ron ⁽⁷⁾	On-State Resistance A0/B0,	$V_1 = 0V;$	$V_{I(OE)} = 3V$		3.0	6.0	Ω
KON	A1/B1	$I_O = 64mA$	$V_{I(OE)} = 2.3V$		3.8	8.0	12
			V _{I(OE)} = 1.5V		9.0	20.0	
		V _{CCA} = 1V,	V _{IN} (B0 or B1) = 0.1V			0.15	
\ \/	Voltage Output Lew	$V_{PUD} = 5V$,	V_{IN} (B0 or B1) = 0.2V			0.25	V
V _{OL}	Voltage Output Low	$I_{OL} = 3mA$	V_{IN} (B0 or B1) = 0.3V			0.35	V
		(B->A Dir)	V _{IN} (B0 or B1) = 0.4V			0.45	


Notes:

7. Measured by the voltage drop between the A0 and B0 or A1 and B1 terminals at the indicated current through the switch. On-state resistance is determined by the lowest voltage of the two terminals.


AC Electrical Characteristics

 $T_A = -40$ °C to +85°C. Direction is from B port to A port (translating down). Values guaranteed by design.

Symbol	Parameter	Conditions	Load Condition:	Min:	Max.	Units
	Low-to-High Propagation Delay,		C _L = 15pF	0	0.60	1.20 ns
t _{PLH}	from (Input) B0 or B1 to (Output)		C _L = 30pF	0	1.20	
	A0 or A1	$V_{I(OE)} = 3.3V; V_{IH} = 3.3V;$ $-V_{IL} = 0V; V_{M} = 1.15V;$	C _L = 50pF	0	2.00	
	High-to-Low Propagation Delay,	$V_{CCA} = 2.3V$	C _L = 15pF	0	0.75	
t _{PHL}	from (Input) B0 or B1 to (Output)		C _L = 30pF	0	1.50	ns
	A0 or A1		C _L = 50pF	0	2.00	
	Low-to-High Propagation Delay,		C _L = 15pF	0	0.60	
t _{PLH}	from (Input) B0 or B1 to (Output)		C _L = 30pF	0	1.20	
	A0 or A1	$V_{I(OE)} = 2.5V; V_{IH} = 2.5V;$ $-V_{IL} = 0V; V_{M} = 0.75V;$	C _L = 50pF	0	2.00	
	High-to-Low Propagation Delay,	$V_{CCA} = 1.5V$	C _L = 15pF	0	0.75	
t _{PHL}	from (Input) B0 or B1 to (Output)		C _L = 30pF	0	1.50	ns
	A0 or A1		C _L = 50pF	0	2.00	
	Low-to-High Propagation Delay,		C _L = 15pF	0	0.50	
t _{PLH}	from (Input) A0 or A1 to (Output)	$V_{I(OE)} = 3.3V$; $V_{IH} = 2.3V$;	C _L = 30pF	0	1.00	ns
	B0 or B1	$V_{IL} = 0V; V_{TT} = 3.3V;$	C _L = 50pF	0	1.75	
	High-to-Low Propagation Delay,	$V_{\rm M} = 1.15 \text{V}; V_{\rm CCA} = 2.3 \text{V};$	C _L = 15pF	0	0.80	
t _{PHL}	from (Input) A0 or A1 to (Output)	$R_L = 300\Omega$	C _L = 30pF	0	1.65	ns
	B0 or B1		C _L = 50pF	0	2.75	
	Low-to-High Propagation Delay,		C _L = 15pF	0	0.50	
t _{PLH}	from (Input) A0 or A1 to (Output)	$V_{I(OE)} = 2.5V; V_{IH} = 1.5V;$	C _L = 30pF	0	1.00	ns
	B0 or B1	$V_{I(OE)} = 2.5V$, $V_{IH} = 1.5V$, $V_{IL} = 0V$; $V_{TT} = 2.5V$;	C _L = 50pF	0	1.75	
	High-to-Low Propagation Delay,	$V_{\rm M} = 0.75 \text{V}; V_{\rm CCA} = 1.5 \text{V};$	C _L = 15pF	0	1.00	
t _{PHL}	from (Input) A0 or A1 to (Output)	$R_L = 300\Omega$	C _L = 30pF	0	2.00	
	B0 or B1		C _L = 50pF	0	3.30	



Functional Description



Timing Diagram

Figure 3. Load Circuit

Notes:

- 8. S1 = translating up (A-to-B direction), S2 = translating down (B-to-A direction).
- 9. C_L includes probe and jig capacitance.
- 10. All input pulses are supplied by generators having the following characteristics: PRR \leq 10MHz; Z_0 = 50 Ω ; $t_r \leq$ 2ns; $t_f \leq$ 2ns.
- 11. The outputs are measured one at a time, with one transmission per measurement.

Application Information




Figure 4. Application (Switch Always Enabled)

Figure 5. Application (Switch Enable Control)

Note:

12. The applied voltages at V_{CCA} and $V_{PU(D)}$ should be such that V_{CCB} is at least 1V higher than V_{CCA} for best translator operation.

Bi-directional Translation

For the bi-directional clamping configuration (higher voltage to lower voltage or lower voltage to higher voltage), the OE input must be connected to V_{CCB} and both pins pulled to HIGH side $V_{PU(D)}$ through a pull-up resistor (typically $200k\Omega$). This allows V_{CCB} to regulate the OE input. A filter capacitor on V_{CCB} is recommended. The I^2C -bus master output can be totem-pole or opendrain (pull-up resistors may be required) and the I^2C -bus device output can be totem-pole or open-drain (pull-up resistors are required to pull the B0 and B1 outputs to $V_{PU(D)}$). However, if either output is totem-pole, data must be uni-directional or the outputs must be 3-

stateable and be controlled by some direction-controlled mechanism to prevent HIGH-to-LOW contentions in either direction. If both outputs are open-drain, no direction control is needed.

The reference supply voltage (V_{CCA}) is connected to the processor core power supply voltage. When V_{CCB} is connected through a $200 k\Omega$ resistor to a 3.3 V - 5.5 V $V_{PU(D)}$ power supply, and V_{CCA} is set between 1.0V and ($V_{PU(D)} - 1V$), the output of each A0 and A1 has a maximum output voltage equal to V_{CCA} and the output of each B0 and B1 has a maximum output voltage equal to $V_{PU(D)}$.

Table 1. Application Operating Conditions (refer to Figure 5)

All typical values are at $T_A = 25$ °C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
$V_{BIAS}(V_{CCB})$	Reference Bias Voltage		V _{CCA} + 0.6	2.1	5.0	V
$V_{I(OE)}$	OE Pin Input Voltage		V _{CCA} + 0.6	2.1	5.0	V
V_{CCA}	Reference Voltage		0	1.5	4.4	V
I _{SW(pass)}	Pass Switch Current			14		mA
I _{REF}	Reference Current	Transistor		5		μA
T _A	Ambient Temperature	Operating in Free Air	-40		+85	°C

Sizing Pull-Up Resistor

The pull-up resistor value needs to limit the current through the pass transistor when it is in the on state to about 15mA. This ensures a pass voltage of 260mV to 350mV. If the current through the pass transistor is higher than 15mA, the pass voltage is higher in the on state. To set the current through each pass transistor at 15mA, the pull-up resistor value is calculated as:

$$R_{PU} = \frac{V_{PU}(D) - 0.35V}{0.015A} \tag{1}$$

Table 2 summarizes the resistor reference voltages and currents at 15mA, 10mA, and 3mA. The resistor values shown in the +10% column or a larger value should be used to ensure that the pass voltage of the transistor would be 350mV or less. The external driver must be able to sink the total current from the resistors on both sides of the of the FXWA9306 device at 0.175V, although the 15mA only applies to the current flowing through the FXWA9306 device.

Table 2. Application Operating Conditions

Calculated for V_{OL} = 0.35V; assumes output driver V_{OL} = 0.175V at stated current.

			Pull-Up Resis	stor Value (Ω)		
$V_{PU(D)}$	15mA		10mA		3mA	
	Nominal	+10% ⁽¹³⁾	Nominal	+10% ⁽¹³⁾	Nominal	+10% ⁽¹³⁾
5.0V	310	341	465	512	1550	1705
3.3V	197	217	295	325	983	1082
2.5V	143	158	215	237	717	788
1.8V	97	106	145	160	483	532
1.5V	77	85	115	127	383	422
1.2V	57	63	85	94	283	312

Note:

13. +10% to compensate for V_{CC} range and resistor tolerance.

Maximum Frequency Calculation

The maximum frequency is totally dependent upon the specifics of the application. The FXWA9306 behaves like a wire with the additional characteristics of transistor device physics and should be capable of performing at higher frequencies if used correctly.

Here are some guidelines to follow that help maximize the performance of the device:

- Keep trace lengths to a minimum by placing the FXWA9306 close to the processor.
- The trace length should be less than half the time of flight to reduce ringing and reflections.
- The faster the edge of the signal, the higher the chance of ringing.
- The greater the drive strength (up to 15mA), the higher the frequency the device can use.

In a 3.3V to 1.8V direction level shift, if the 3.3V side is being driven by a totem-pole type driver; no pull-up resistor is needed on the 3V side. The capacitance and

line length of concern is on the 1.8V side because it is driven through the on resistance of the FXWA9306. If the line length on the 1.8V side is long enough, there can be a reflection at the chip / terminating end of the wire when the transition time is shorter than the time of flight of the wire. This is because the FXWA9306 looks like a high-impedance path compared to the wire. If the wire is too long and the lumped capacitance is not excessive, the signal is only slightly degraded by the series resistance added by passing through the FXWA9306. If the lumped capacitance is large, the rise time deteriorates. The fall time is much less affected and if the rise time is slowed down too much, the duty cycle of the clock is degraded and, at some point, the clock is no longer useful. So, the principle design consideration is to minimize the wire length and the capacitance on the 1.8V side for the clock path. A pullup resistor on the 1.8V side can be used to trade a slower fall time for a faster rise time and can also reduce overshoot in some cases.


Additional Note

The FXWA9306 is not a bus buffer that provides both level translation and physical capacitance isolation to either side of the bus when both sides are connected. The FXWA9306 only isolates the sides when the device is disabled and provides level translation when active.

The FXWA9306 can be used to run two buses: one at 400kHz operating frequency and the other at 100kHz operating frequency. If the two buses are operating at different frequencies, the 100kHz bus must be isolated when the 400kHz operation of the bus is required. If the master is running at 400kHz, the maximum system operating frequency may be less than 400kHz because of the delays added to the translator.

When the A1 or B1 port is LOW, the clamp is in the ON-state and a low-resistance connection exists between the A1 and B1 ports. Assuming the higher voltage is on the B1 port, when the B1 port is HIGH, the voltage on the A1 port is limited by the voltage set by $V_{\rm CCA}$. When the A1 port is HIGH, the B1 port is pulled to the drain pull-up supply voltage ($V_{\rm PU(D)}$) by the pull-up resistors. This functionality allows a seamless translation between higher and lower voltages selected by the user without the need for directional control. The A0/B0 channel also functions as the A1/B1 channel-

Physical Dimensions



Notes:

- 1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
- 2. DIMENSIONS ARE IN MILLIMETERS
- 3. DRAWING CONFORMS TO ASME Y.14M-1994
- 4/PIN 1 FLAG, END OF PACKAGE OFFSET
- Š. DRAWING FILE NAME: MKT-MAC08AREV4

MAC08AREV4

Figure 6. 8-Lead MicroPak™, 1.6mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

Tape & Reel Format for MicroPak™

Always visit Fairchild Semiconductor's online packaging area for the most recent tape and reel specifications: http://www.fairchildsemi.com/products/logic/pdf/micropak_tr.pdf.





TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™ AccuPower™ FRFET® Global Power ResourceSM AX-CAP™* GreenBridge™ BitSiC™ Green FPS™ Build it Now™ Green FPS™ e-Series™ CorePLUS™ Gmax™ CorePOWER™ CROSSVOLT™ GTO™ IntelliMAX™ CTL™

Current Transfer Logic™ ISOPLANAR™
DEUXPEED® Making Small Speakers Sound Louder

Dual Cool™ and Better™
EcoSPARK® MegaBuck™
EfficientMax™ MICROCOUPLER™
ESBC™ MicroPak™

Fairchild Semiconductor®
FACT Quiet Series™
FACT®
FAST®
FastvCore™
FETBench™
FIBShWriter®A

Motion-SPM™
Motion-SP

PowerTrench® PowerXS™

Programmable Active Droop™

QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™

Solutions for Your Success™

SPM®
STEALTH™
SuperFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SuperMOS®
SyncFET™
Sync-Lock™
System
General®*

The Power Franchise®

the Well'
franchise

TinyBoost™

TinyBuck™

TinyCalc™

TinyCopto™

TinyPower™

TinyPower™

TinyPower™

TinyPWM™

TranSic™

TriFault Detect™

TRUECURRENT®*

µSerDes™

SerDes™

Serioes*
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
VoltagePlus™
XS™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a)
 are intended for surgical implant into the body or (b) support or
 sustain life, and (c) whose failure to perform when properly used in
 accordance with instructions for use provided in the labeling, can be
 reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Delimition of Terms		
Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I61

^{*} Trademarks of System General Corporation, used under license by Fairchild Semiconductor.