



FSL117MRIN

Green-Mode Fairchild Power Switch (FPS™)

Features

- Advanced Soft Burst Mode for Low Standby Power and Low Audible Noise
- Random Frequency Fluctuation (RFF) for Low EMI
- Pulse-by-Pulse Current Limit
- Overload Protection (OLP), Over-Voltage Protection (OVP), Abnormal Over-Current Protection (AOCP), Internal Thermal Shutdown (TSD) with Hysteresis, Output-Short Protection (OSP), Line Over-Voltage Protection (LOVP), and Under-Voltage Lockout (UVLO) with Hysteresis
- Low Operating Current (0.4mA) in Burst Mode
- Internal Startup Circuit
- Internal Avalanche-Rugged 700V SenseFET
- Built-in Soft-Start: 15ms
- Auto-Restart Mode

Applications

- Power Supply for Home Appliances, LCD Monitors, STBs, and DVD Players

Description

The FSL117MRIN is an integrated Pulse Width Modulation (PWM) controller and 700V SenseFET specifically designed for offline Switched-Mode Power Supplies (SMPS) with minimal external components. The PWM controller includes an integrated fixed-frequency oscillator, Line Over-Voltage Protection (LOVP), Under-Voltage Lockout (UVLO), Leading-Edge Blanking (LEB), optimized gate driver, internal soft-start, temperature-compensated precise current sources for loop compensation, and self-protection circuitry. Compared with a discrete MOSFET and PWM controller solution, the FSL117MRIN can reduce total cost, component count, size, and weight; while simultaneously increasing efficiency, productivity, and system reliability. This device provides a basic platform for cost-effective design of a flyback converter.

Ordering Information

Part Number	Package ⁽¹⁾	Operating Junction Temperature	Current Limit (Typ.)	R _{DS(ON)} (Max.)	Output Power Table ⁽²⁾			
					230V _{AC} ±15%		85~265V _{AC}	
					Adapter ⁽³⁾	Open Frame ⁽⁴⁾	Adapter ⁽³⁾	Open Frame ⁽⁴⁾
FSL117MRIN	8-DIP	-40°C ~ +125°C	0.8A	11Ω	10W	15W	6W	10W

Notes:

1. Pb-free package per JEDEC J-STD-020B.
2. The junction temperature can limit the maximum output power.
3. Typical continuous power in a non-ventilated enclosed adapter measured at 50°C ambient temperature.
4. Maximum practical continuous power in an open-frame design at 50°C ambient temperature.




Figure 1. Typical Application Circuit

Internal Block Diagram




Figure 2. Internal Block Diagram

Pin Configuration




Figure 3. Pin Assignments (Top View)

Pin Definitions

Pin #	Name	Description
1	GND	Ground. This pin is the control ground and the SenseFET source.
2	V_{CC}	Power Supply. This pin is the positive supply input, which provides the internal operating current for both startup and steady-state operation.
3	FB	Feedback. This pin is internally connected to the inverting input of the PWM comparator. The collector of an opto-coupler is typically tied to this pin. For stable operation, a capacitor should be placed between this pin and GND. If the voltage of this pin reaches 7V, the overload protection triggers, which shuts down the FPS.
4	V_{IN}	Line Over-Voltage Input. This pin is the input pin of line voltage. The voltage, which is divided by resistors, is input of this pin. If this pin voltage higher than V_{INH} voltage, the LOVP triggers, which shuts down the FPS. Do not leave this pin floating. If LOVP is not used, this pin should be connected directly to the GND.
5	V_{STR}	Startup. This pin is connected directly, or through a resistor, to the high-voltage DC link. At startup, the internal high-voltage current source supplies internal bias and charges the external capacitor connected to the V_{CC} pin. Once V_{CC} reaches 12V, the internal current source (I_{CH}) is disabled.
6	Drain	SenseFET Drain. High-voltage power SenseFET drain connection.
7		
8		

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter		Min.	Max.	Unit
V _{STR}	V _{STR} Pin Voltage			700	V
V _{DS}	Drain Pin Voltage			700	V
V _{CC}	V _{CC} Pin Voltage			26	V
V _{FB}	Feedback Pin Voltage		-0.3	10.0	V
V _{IN}	V _{IN} Pin Voltage		-0.3	10.0	V
I _{DM}	Drain Current Pulsed ⁽⁵⁾			4	A
E _{AS}	Single Pulsed Avalanche Energy ⁽⁶⁾			50	mJ
P _D	Total Power Dissipation (T _C =25°C) ⁽⁷⁾			1.5	W
T _J	Maximum Junction Temperature			+150	°C
	Operating Junction Temperature ⁽⁸⁾		-40	+125	°C
T _{STG}	Storage Temperature		-55	+150	°C
ESD	Electrostatic Discharge Capability	Human Body Model, JESD22-A114		5	kV
		Charged Device Model, JESD22-C101		2	

Notes:

5. Non-repetitive rating; pulse width is limited by maximum junction temperature.
6. L=51mH, starting T_J=25°C.
7. Infinite cooling condition (*refer to the SEMI G30-88*).
8. Although this parameter guarantees IC operation, it does not guarantee all electrical characteristics.

Thermal Impedance

T_A=25°C unless otherwise specified. All items are tested with the standards JESD 51-2 and 51-10.

Symbol	Parameter	Value	Unit
θ _{JA}	Junction-to-Ambient Thermal Impedance ⁽⁹⁾	80	°C/W
θ _{JC}	Junction-to-Case Thermal Impedance ⁽¹⁰⁾	20	°C/W

Notes:

9. Free standing without heat sink; without copper clad. (Measurement condition: Just before junction temperature T_J enter into OTP.)
10. Measured on the DRAIN pin close to plastic interface.

Electrical Characteristics

$T_J = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
SenseFET Section						
BV _{DSS}	Drain-Source Breakdown Voltage	V _{CC} =0V, I _D =200μA	700			V
I _{DSS}	Zero-Gate-Voltage Drain Current	V _{DS} =560V, T _A =125°C			200	μA
R _{DS(ON)}	Drain-Source On-State Resistance	V _{GS} =10V, I _D =0.5A		8.8	11.0	Ω
C _{ISS}	Input Capacitance ⁽¹¹⁾	V _{DS} =25V, V _{GS} =0V, f=1MHz		250		pF
C _{OSS}	Output Capacitance ⁽¹¹⁾	V _{DS} =25V, V _{GS} =0V, f=1MHz		25		pF
t _r	Rise Time	V _{DS} =350V, I _D =1.0A		4		ns
t _f	Fall Time	V _{DS} =350V, I _D =1.0A		10		ns
t _{d(on)}	Turn-On Delay	V _{DS} =350V, I _D =1.0A		12		ns
t _{d(off)}	Turn-Off Delay	V _{DS} =350V, I _D =1.0A		30		ns
Control Section						
f _S	Switching Frequency ⁽¹¹⁾	V _{CC} =14V, V _{FB} =4V	61	67	73	kHz
Δf _S	Switching Frequency Variation ⁽¹¹⁾	-25°C < T _J < 125°C		±5	±10	%
D _{MAX}	Maximum Duty Ratio	V _{CC} =14V, V _{FB} =4V	61	67	73	%
D _{MIN}	Minimum Duty Ratio	V _{CC} =14V, V _{FB} =0V			0	%
I _{FB}	Feedback Source Current	V _{FB} =0V	65	90	115	μA
V _{START}	UVLO Threshold Voltage	V _{FB} =0V, V _{CC} Sweep	11	12	13	V
V _{STOP}		After Turn-on, V _{FB} =0V	7.0	7.5	8.0	V
t _{S/S}	Internal Soft-Start Time	V _{STR} =40V, V _{CC} Sweep		15		ms
V _{RECOMM}	Recommended V _{CC} Range		13		23	V
Burst Mode Section						
V _{BURH}	Burst-Mode Voltage	V _{CC} =14V, V _{FB} Sweep	0.45	0.50	0.55	V
V _{BURL}			0.30	0.35	0.40	V
V _{Hys}				150		mV
Protection Section						
I _{LIM}	Peak Drain Current Limit	di/dt=170mA/μs	0.70	0.80	0.90	A
V _{SD}	Shutdown Feedback Voltage	V _{CC} =14V, V _{FB} Sweep	6.45	7.00	7.55	V
I _{DELAY}	Shutdown Delay Current	V _{CC} =14V, V _{FB} =4V	1.2	2.0	2.8	μA
t _{LEB}	Leading-Edge Blanking Time ^(11,12)			300		ns
V _{OVP}	Over-Voltage Protection	V _{CC} Sweep	23.0	24.5	26.0	V
V _{INH}	Line Over-Voltage Protection Threshold Voltage	V _{CC} =14V, V _{IN} Sweep	1.87	1.95	2.03	V
V _{INHYS}	Line Over-Voltage Protection Hysteresis	V _{CC} =14V, V _{IN} Sweep		0.06		V
t _{OSP}	Output-Short Protection ⁽¹¹⁾	Threshold Time	0.7	1.0	1.3	μs
V _{OSP}		Threshold V _{FB}	1.8	2.0	2.2	V
t _{OSP_FB}		V _{FB} Blanking Time	2.0	2.5	3.0	μs
T _{SD}	Thermal Shutdown Temperature ⁽¹¹⁾	Shutdown Temperature	125	135	145	°C
T _{Hys}		Hysteresis		60		°C

Continued on the following page...

Electrical Characteristics (Continued) $T_J = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Unit
Total Device Section						
I_{OP}	Operating Supply Current, (Control Part in Burst Mode)	$V_{CC}=14\text{V}$, $V_{FB}=0\text{V}$	0.3	0.4	0.5	mA
I_{OPS}	Operating Switching Current, (Control Part and SenseFET Part)	$V_{CC}=14\text{V}$, $V_{FB}=2\text{V}$	0.8	1.2	1.6	mA
I_{START}	Start Current	$V_{CC}=11\text{V}$ (Before V_{CC} Reaches V_{START})	85	120	155	μA
I_{CH}	Startup Charging Current	$V_{CC}=V_{FB}=0\text{V}$, $V_{STR}=40\text{V}$	0.7	1.0	1.3	mA
V_{STR}	Minimum V_{STR} Supply Voltage	$V_{CC}=V_{FB}=0\text{V}$, V_{STR} Sweep		26		V

Notes:

11. Although these parameters are guaranteed, they are not 100% tested in production.
12. t_{LEB} includes gate turn-on time.

Typical Performance Characteristics

Characteristic graphs are normalized at $T_A=25^\circ\text{C}$.




Figure 4. Operating Supply Current (I_{OP}) vs. T_A .




Figure 5. Operating Switching Current (I_{OPS}) vs. T_A .




Figure 6. Startup Charging Current (I_{CH}) vs. T_A .




Figure 7. Peak Drain Current Limit (I_{LIM}) vs. T_A .




Figure 8. Feedback Source Current (I_{FB}) vs. T_A .




Figure 9. Shutdown Delay Current (I_{DELAY}) vs. T_A .

Typical Performance Characteristics

Characteristic graphs are normalized at $T_A=25^\circ\text{C}$.




Figure 10. UVLO Threshold Voltage (V_{START}) vs. T_A .




Figure 11. UVLO Threshold Voltage (V_{STOP}) vs. T_A .




Figure 12. Shutdown Feedback Voltage (V_{SD}) vs. T_A .




Figure 13. Over-Voltage Protection (V_{OVP}) vs. T_A .




Figure 14. Switching Frequency (f_s) vs. T_A .




Figure 15. Maximum Duty Ratio (D_{MAX}) vs. T_A .

Typical Performance Characteristics

Characteristic graphs are normalized at $T_A=25^\circ\text{C}$.




Figure 16. Line OVP (V_{INH}) vs. T_A




Figure 17. Hysteresis of LOVP (V_{INHYS}) vs. T_A .

Functional Description

1. Startup: At startup, an internal high-voltage current source supplies the internal bias and charges the external capacitor (C_{VCC}) connected to the V_{CC} pin, as illustrated in Figure 18. When V_{CC} reaches 12V, the FSL117MRIN begins switching and the internal high-voltage current source is disabled. Normal switching operation continues and the power is supplied from the auxiliary transformer winding unless V_{CC} goes below the stop voltage of 7.5V.




Figure 18. Startup Block

2. Soft-Start: The internal soft-start circuit increases the PWM comparator inverting input voltage, together with the SenseFET current, slowly after startup. The typical soft-start time is 15ms. The pulse width to the power switching device is progressively increased to establish the correct working conditions for transformers, inductors, and capacitors. The voltage on the output capacitors is progressively increased to smoothly establish the required output voltage. This helps prevent transformer saturation and reduces stress on the secondary diode during startup.

3. Feedback Control: This device employs current-mode control, as shown in Figure 19. An opto-coupler (such as the FOD817) and shunt regulator (such as the KA431) are typically used to implement the feedback network. Comparing the feedback voltage with the voltage across the R_{SENSE} resistor makes it possible to control the switching duty cycle. When the reference pin voltage of the shunt regulator exceeds the internal reference voltage of 2.5V, the opto-coupler LED current increases, pulling down the feedback voltage and reducing drain current. This typically occurs when the input voltage is increased or the output load is decreased.

3.1 Pulse-by-Pulse Current Limit: Because current-mode control is employed, the peak current through the SenseFET is limited by the inverting input of the PWM comparator (V_{FB}^*), as shown in Figure 19. Assuming that the $90\mu A$ current source flows only through the internal resistor ($3R + R = 27k\Omega$), the cathode voltage of diode D2 is about 2.5V. Since D1 is blocked when the feedback voltage (V_{FB}) exceeds 2.5V, the maximum voltage of the cathode of D2 is clamped at this voltage. Therefore, the peak value of the current through the SenseFET is limited.

3.2 Leading-Edge Blanking (LEB): At the instant the internal SenseFET is turned on, a high-current spike usually occurs through the SenseFET, caused by primary-side capacitance and secondary-side rectifier reverse recovery. Excessive voltage across the R_{SENSE} resistor leads to incorrect feedback operation in the current-mode PWM control. To counter this effect, the FSL117MRIN employs a leading-edge blanking (LEB) circuit. This circuit inhibits the PWM comparator for t_{LEB} (300ns) after the SenseFET is turned on.




Figure 19. Pulse Width Modulation Circuit

4. Protection Circuits: The FSL117MRIN has several self-protective functions, such as Overload Protection (OLP), Abnormal Over-Current Protection (AOCP), Output-Short Protection (OSP), Over-Voltage Protection (OVP), and Thermal Shutdown (TSD). All the protections are implemented as auto-restart. Once a fault condition is detected, switching is terminated and the SenseFET remains off. This causes V_{CC} to fall. When V_{CC} falls to the Under-Voltage Lockout (UVLO) stop voltage of 7.5V, the protection is reset and the startup circuit charges the V_{CC} capacitor. When V_{CC} reaches the start voltage of 12.0V, the FSL117MRIN resumes normal operation. If the fault condition is not removed, the SenseFET remains off and V_{CC} drops to stop voltage again. In this manner, the auto-restart can alternately enable and disable the switching of the power SenseFET until the fault condition is eliminated. Because these protection circuits are fully integrated into the IC without external components, the reliability is improved without increasing cost.




Figure 20. Auto-Restart Protection Waveforms

4.1 Overload Protection (OLP): Overload is defined as the load current exceeding its normal level due to an unexpected abnormal event. In this situation, the protection circuit should trigger to protect the SMPS. However, even when the SMPS is in normal operation, the overload protection circuit can be triggered during load transition. To avoid this undesired operation, the overload protection circuit is designed to trigger only after a specified time to determine whether it is a transient situation or a true overload situation. Because of the pulse-by-pulse current-limit capability, the maximum peak current through the SenseFET is limited and, therefore, the maximum input power is restricted with a given input voltage. If the output consumes more than this maximum power, the output voltage (V_{OUT}) decreases below the set voltage. This reduces the current through the opto-coupler LED, which also reduces the opto-coupler transistor current, thus increasing the feedback voltage (V_{FB}). If V_{FB} exceeds 2.5V, D1 is

blocked and the 2.0 μ A current source starts to charge C_{FB} slowly up. In this condition, V_{FB} continues increasing until it reaches 7.0V, when the switching operation is terminated, as shown in Figure 21. The delay for shutdown is the time required to charge C_{FB} from 2.5V to 7.0V with 2.0 μ A. A 25 ~ 50ms delay is typical for most applications. This protection is implemented as Auto-Restart Mode.




Figure 21. Overload Protection

4.2 Abnormal Over-Current Protection (AOCP):

When the secondary rectifier diodes or the transformer pins are shorted, a steep current with extremely high di/dt can flow through the SenseFET during the minimum turn-on time. Overload protection is not enough to protect the FSL117MRIN in that abnormal case; since severe current stress is imposed on the SenseFET until OLP is triggered. The internal AOCP circuit is shown in Figure 22. When the gate turn-on signal is applied to the power SenseFET, the AOCP block is enabled and monitors the current through the sensing-resistor. The voltage across the resistor is compared with a preset AOCP level. If the sensing resistor voltage is greater than the AOCP level, the set signal is applied to the S-R latch, resulting in the shutdown of the SMPS.




Figure 22. Abnormal Over-Current Protection

4.3. Output-Short Protection (OSP): If the output is shorted, steep current with extremely high di/dt can flow through the SenseFET during the minimum turn-on time. Such a steep current creates high-voltage stress on the drain of the SenseFET when turned off. To protect the device from this abnormal condition, OSP is included. It is comprised of detecting V_{FB} and SenseFET turn-on time. When the V_{FB} is higher than 2.0V and the SenseFET turn-on time is lower than 1.0 μ s, the FSL117MRIN recognizes this condition as an abnormal error and shuts down PWM switching until V_{CC} reaches V_{START} again. An abnormal condition output short is shown in Figure 23.




Figure 23. Output-Short Protection

4.4 Over-Voltage Protection (OVP): If the secondary-side feedback circuit malfunctions or a solder defect causes an opening in the feedback path, the current through the opto-coupler transistor becomes almost zero. Then V_{FB} climbs up in a similar manner to the overload situation, forcing the preset maximum current to be supplied to the SMPS until the overload protection is triggered. Because more energy than required is provided to the output, the output voltage may exceed the rated voltage before the overload protection is triggered, resulting in the breakdown of the devices in the secondary side. To prevent this situation, an OVP circuit is employed. In general, the V_{CC} is proportional to the output voltage and the FSL117MRIN uses V_{CC} instead of directly monitoring the output voltage. If V_{CC} exceeds 24.5V, an OVP circuit is triggered, resulting in the termination of the switching operation. To avoid undesired activation of OVP during normal operation, V_{CC} should be designed to be below 24.5V.

4.5 Thermal Shutdown (TSD): The SenseFET and the control IC on a die in one package makes it easier for the control IC to detect the temperature of the SenseFET. If the temperature exceeds ~140°C, the thermal shutdown is triggered and stops operation. The FSL117MRIN operates in auto-restart mode until the temperature decreases to around 75°C, when normal operation resumes.

4.6 Line Over-Voltage Protection (LOVP): If the line input voltage is increased until unwanted level, high line input voltage brings high-voltage stress on the entire system. To protect from this abnormal condition, LOVP is included. It is comprised of detecting V_{IN} using divided resistors. When V_{IN} is higher than 1.95V, this condition is recognized as an abnormal error and PWM switching shuts down until V_{IN} decreases to around 1.89V (60mV hysteresis).




Figure 24. Line Over-Voltage Protection

5. Soft Burst Mode: To minimize power dissipation in Standby Mode, the FSL117MRIN enters Burst Mode. As the load decreases, the feedback voltage decreases. The device automatically enters Burst Mode when the feedback voltage drops below V_{BURL} (300mV), as shown in Figure 25. At this point, switching stops and the output voltages start to drop at a rate dependent on standby current load. This causes the feedback voltage to rise. Once it passes V_{BURH} (450mV), switching resumes. Feedback voltage then falls and the process repeats. Burst Mode alternately enables and disables switching of the SenseFET, reducing switching loss in Standby Mode.




Figure 25. Burst-Mode Operation

6. Random Frequency Fluctuation (RFF):

Fluctuating switching frequency of an SMPS can reduce EMI by spreading the energy over a wide frequency range. The amount of EMI reduction is directly related to the switching frequency variation, which is limited internally. The switching frequency is determined randomly by external feedback voltage and an internal free-running oscillator at every switching instant. This random frequency fluctuation scatters the EMI noise around typical switching frequency (67kHz) effectively and can reduce the cost of the input filter included to meet the EMI requirements (e.g. EN55022).





Figure 26. Random Frequency Fluctuation

Physical Dimensions



NOTES: UNLESS OTHERWISE SPECIFIED

A) THIS PACKAGE CONFORMS TO

JEDEC MS-001 VARIATION BA

B) ALL DIMENSIONS ARE IN MILLIMETERS.

C) DIMENSIONS ARE EXCLUSIVE OF BURRS,
MOLD FLASH, AND TIE BAR EXTRUSIONS.D) DIMENSIONS AND TOLERANCES PER
ASME Y14.5M-1994

E) DRAWING FILENAME AND REVISON: MKT-N08FREV2.

Figure 27. 8-Lead, Dual Inline Package, 8DIP.

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings:

<http://www.fairchildsemi.com/packaging/>.

TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

2Cool™	F-PFS™	PowerTrench®	The Power Franchise®
AccuPower™	FRFET®	PowerXS™	the power franchise
AX-CAP™*	Global Power Resource™	Programmable Active Droop™	TinyBoost™
BitSiC™	GreenBridge™	QFET®	TinyBuck™
Build it Now™	Green FPS™	QS™	TinyCalc™
CorePLUS™	Green FPS™ e-Series™	Quiet Series™	TinyLogic®
CorePOWER™	Gmax™	RapidConfigure™	TINYOPTO™
CROSSVOLT™	GTO™		TinyPower™
CTL™	IntelliMAX™	Saving our world, 1mW/W/kW at a time™	TinyPWM™
Current Transfer Logic™	ISOPANAR™	SignalWise™	TinyWire™
DEUXPEED®	Making Small Speakers Sound Louder and Better™	SmartMax™	TranSiC™
Dual Cool™	MegaBuck™	SMART START™	TriFault Detect™
EcoSPARK®	MICROCOUPLER™	Solutions for Your Success™	TRUECURRENT®*
EfficientMax™	MicroFET™	SPM®	µSerDes™
ESBC™	MicroPak™	STEALTH™	
	MicroPak2™	SuperFET®	UHC®
Fairchild®	MillerDrive™	SuperSOT™-3	Ultra FRFET™
Fairchild Semiconductor®	MotionMax™	SuperSOT™-6	UniFET™
FACT Quiet Series™	mWSaver™	SuperSOT™-8	VCX™
FACT®	OptoHiT™	SupreMOS®	VisualMax™
FAST®	OPTOLOGIC®	SyncFET™	VoltagePlus™
FastvCore™	OPTOPLANAR®	Sync-Lock™	XS™
FETBench™			
FlashWriter®*			
FPS™			

* Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. I62