



FQD12N20L / FQU12N20L

200V LOGIC N-Channel MOSFET

General Description


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.


This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switching DC/DC converters, switch mode power supply, motor control.

Features

- 9.0A, 200V, $R_{DS(on)} = 0.28\Omega @V_{GS} = 10 V$
- Low gate charge (typical 16 nC)
- Low Crss (typical 17 pF)
- Fast switching
- · 100% avalanche tested
- · Improved dv/dt capability
- Low level gate drive requirement allowing direct opration from logic drivers
- RoHS Compliant







Absolute Maximum Ratings $T_C = 25$ $^{\circ}$ C unless otherwise noted

Symbol	Parameter		FQD12N20L / FQU12N20L	Units
V_{DSS}	Drain-Source Voltage		200	V
I _D	Drain Current - Continuous (T _C = 25 ℃)		9.0	Α
	- Continuous (T _C = 100 °C)		5.7	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	36	Α
V _{GSS}	Gate-Source Voltage		± 20	V
E _{AS}	Single Pulsed Avalanche Energy (Note 2)		210	mJ
I _{AR}	Avalanche Current	(Note 1)	9.0	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	5.5	mJ
dv/dt	Peak Diode Recovery dv/dt (Note 3)		5.5	V/ns
P _D	Power Dissipation (T _A = 25 °C) *		2.5	W
	Power Dissipation (T _C = 25 °C)		55	W
	- Derate above 25 °C		0.44	W/°C
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	℃
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	℃

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		2.27	.c\M
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient *		50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		110	.c\M

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage V _{GS} = 0 V, I _D = 250 μA		200			V
ΔBV_{DSS} / ΔT_J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.14		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 200 V, V _{GS} = 0 V			1	μΑ
		V _{DS} = 160 V, T _C = 125 ℃			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 20 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -20 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Cha	aracteristics					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu A$	1.0		2.0	V
R _{DS(on)}	On-Resistance $V_{GS} = 5 \text{ V}, I_D = 4.5 \text{ A}$			0.22	0.28	Ω
				0.25	0.32	32
9 _{FS}	Forward Transconductance	$V_{DS} = 30 \text{ V}, I_{D} = 4.5 \text{ A}$ (Note 4)		11.6		S
	ic Characteristics			ı	T.	ı
C _{iss}	Input Capacitance Output Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		830	1080	pF pF
Dynam C _{iss} C _{oss} C _{rss}	Input Capacitance					
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance			120	155	pF
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	f = 1.0 MHz		120	155	pF
C _{iss} C _{oss} C _{rss} Switchi	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics	f = 1.0 MHz $V_{DD} = 100 \text{ V}, I_{D} = 11.6 \text{ A},$		120 17	155 22	pF pF
$\begin{aligned} &C_{iss} \\ &C_{oss} \\ &C_{rss} \\ &Switchi \\ &t_{d(on)} \\ &t_{r} \end{aligned}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time	$f = 1.0 \text{ MHz}$ $V_{DD} = 100 \text{ V}, I_{D} = 11.6 \text{ A},$ $R_{G} = 25 \Omega$		120 17	155 22 40	pF pF
$\begin{aligned} & C_{iss} \\ & C_{oss} \\ & C_{rss} \end{aligned}$ $& Switchi \\ & t_{d(on)} \\ & t_{r} \\ & t_{d(off)} \end{aligned}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time Turn-On Rise Time	f = 1.0 MHz $V_{DD} = 100 \text{ V}, I_{D} = 11.6 \text{ A},$		120 17 15 190	155 22 40 390	pF pF
$\begin{aligned} & C_{iss} \\ & C_{oss} \\ & C_{rss} \end{aligned}$ $& Switchi \\ & t_{d(on)} \\ & t_{r} \\ & t_{d(off)} \end{aligned}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	$f = 1.0 \text{ MHz}$ $V_{DD} = 100 \text{ V}, I_{D} = 11.6 \text{ A},$ $R_{G} = 25 \Omega$		120 17 15 190 60	155 22 40 390 130	pF pF ns ns
$\begin{array}{c} C_{iss} \\ C_{oss} \\ C_{rss} \\ \\ \hline \textbf{Switchi} \\ t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \\ \hline C_{g} \\ \end{array}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$f = 1.0 \text{ MHz}$ $V_{DD} = 100 \text{ V}, I_{D} = 11.6 \text{ A},$ $R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = 160 \text{ V}, I_{D} = 11.6 \text{ A},$ $V_{GS} = 5 \text{ V}$		120 17 15 190 60 120	155 22 40 390 130 250	pF pF ns ns ns
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 100 \text{ V}, I_{D} = 11.6 \text{ A},$ $R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = 160 \text{ V}, I_{D} = 11.6 \text{ A},$		120 17 15 190 60 120 16	155 22 40 390 130 250 21	pF pF ns ns ns
C_{iss} C_{oss} C_{rss} Switchi $t_{d(on)}$ t_r $t_{d(off)}$ t_f Q_g Q_{gs} Q_{gd} Drain-S	Input Capacitance Output Capacitance Reverse Transfer Capacitance Ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 100 \text{ V}, I_{D} = 11.6 \text{ A},$ $R_{G} = 25 \Omega$ (Note 4, 5) $V_{DS} = 160 \text{ V}, I_{D} = 11.6 \text{ A},$ $V_{GS} = 5 \text{ V}$ (Note 4, 5)	 	120 17 15 190 60 120 16 2.8	155 22 40 390 130 250 21 	pF pF ns ns ns ns nc nC
$egin{array}{l} C_{iss} \\ C_{oss} \\ C_{rss} \\ \hline \\ \textbf{Switchi} \\ t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \\ C_{g} \\ C_{gd} \\ \hline \\ \textbf{Drain-S} \\ I_{S} \\ \hline \end{array}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance Ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$f = 1.0 \text{ MHz}$ $V_{DD} = 100 \text{ V}, I_D = 11.6 \text{ A},$ $R_G = 25 \Omega$ $(Note 4, 5)$ $V_{DS} = 160 \text{ V}, I_D = 11.6 \text{ A},$ $V_{GS} = 5 \text{ V}$ $(Note 4, 5)$ $Note 4, 5$ $Note 5$ $Note 6$ $Note 6$ $Note 6$ $Note 7$ $Note 7$ $Note 7$ $Note 8$ $Note 7$ $Note 9$ $Note $		120 17 15 190 60 120 16 2.8 7.6	155 22 40 390 130 250 21 	pF pF ns ns ns ns
$egin{array}{l} C_{iss} & C_{oss} \\ C_{oss} & C_{rss} \\ \hline \textbf{Switchi} \\ & t_{d(on)} \\ & t_{r} \\ & t_{d(off)} \\ & t_{f} \\ & Q_{g} \\ & Q_{gs} \\ & Q_{gd} \\ \hline \textbf{Drain-S} \\ & I_{SM} \\ \hline \end{array}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance Ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics ar Maximum Continuous Drain-Source Diode F	$f = 1.0 \text{ MHz}$ $V_{DD} = 100 \text{ V}, I_D = 11.6 \text{ A},$ $R_G = 25 \Omega$ $(Note 4, 5)$ $V_{DS} = 160 \text{ V}, I_D = 11.6 \text{ A},$ $V_{GS} = 5 \text{ V}$ $(Note 4, 5)$ $Note 4, 5$ $Note 5, 5$ $Note 6, 7$ $Note 7, 7$ $Note 7, 7$ $Note 8, 7$ $Note 8, 7$ $Note 9, 7$ No		120 17 15 190 60 120 16 2.8 7.6	155 22 40 390 130 250 21 	pF pF ns ns ns nc nC
$\begin{array}{c} C_{iss} \\ C_{oss} \\ C_{oss} \\ \end{array}$ $\begin{array}{c} C_{oss} \\ C_{rss} \\ \end{array}$ $\begin{array}{c} Switchi \\ t_{d(on)} \\ t_{r} \\ t_{d(off)} \\ t_{f} \\ Q_{g} \\ Q_{gs} \\ Q_{gd} \\ \end{array}$ $\begin{array}{c} Drain-S \\ I_{S} \\ \end{array}$	Input Capacitance Output Capacitance Reverse Transfer Capacitance ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$f = 1.0 \text{ MHz}$ $V_{DD} = 100 \text{ V}, I_D = 11.6 \text{ A},$ $R_G = 25 \Omega$ $(Note 4, 5)$ $V_{DS} = 160 \text{ V}, I_D = 11.6 \text{ A},$ $V_{GS} = 5 \text{ V}$ $(Note 4, 5)$ $Note 4, 5$ $Note 5$ $Note 6$ $Note 6$ $Note 6$ $Note 7$ $Note 7$ $Note 7$ $Note 8$ $Note 7$ $Note 9$ $Note $		120 17 15 190 60 120 16 2.8 7.6	155 22 40 390 130 250 21 	pF pF ns ns ns nc nC

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics




Figure 6. Gate Charge Characteristics

©2009 Fairchild Semiconductor Corporation Rev. A2, January 2009

Typical Characteristics (Continued)





Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2009 Fairchild Semiconductor Corporation Rev. A2, January 2009


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms










Mechanical Dimensions


TO-252 (DPAK) (FS PKG Code 36)







Scale 1:1 on letter size paper Dimensions shown below are in: millimeters


Part Weight per unit (gram): 0.33






LAND PATTERN RECOMMENDATION








NOTES: UNLESS OTHERWISE SPECIFIED


- ALL DIMENSIONS ARE IN MILLIMETERS.
 THIS PACKAGE CONFORMS TO JEDEC, TO-252,
 ISSUE C, VARIATION AA & AB, DATED NOV. 1999.
- DIMENSIONING AND TOLERANCING PER
 ASME Y14.5M-1994.
 HEAT SINK TOP EDGE COULD BE IN CHAMFERED
 CORNERS OR EDGE PROTRUSION.
 DIMENSIONS L3,D,E1&D1 TABLE:


	OPTION AA	OPTION AB
L3	0.89-1.27	1.52-2.03
D	5.97-6.22	5.33-5.59
E1	4.32 MIN	3.81 MIN
D1	5.21 MIN	4.57 MIN

Mechanical Dimensions

I - PAK







Dimensions in Millimeters





The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Build it Now™ CorePLUS™ CorePOWER™ CROSSVOLT™

CTL™ Current Transfer Logic™ EcoSPARK[®] EfficentMax™ EZSWITCH™ *

airchild®

Fairchild Semiconductor® FACT Quiet Series™

FACT[®] FAST® FastvCore™ FlashWriter® * F-PFS™

FRFET® Global Power ResourceSM Green FPS™

Green FPS™ e-Series™ GTO™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™

MicroPak™ MillerDrive™ MotionMax™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®

PDP SPM™ Power-SPM™ PowerTrench® PowerXS™

Programmable Active Droop™ QFET®

QS™ Quiet Series™ RapidConfigure™

Saving our world, 1mW /W /kW at a time™

SmartMax™ SMART START™ SPM® STEALTH™

SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8 SupreMOS™ SyncFET™

SYSTEM ® GENERAL

The Power Franchise®

pĕ⊎wer franchise TinyBoost™ TinyBuck™ TinyLogic[®] TINYOPTO™ TinyPower™ TinyPWM™ TinyWire™ μSerDes™

UHC[®] Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™

* EZSWITCH™ and FlashWriter[®] are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

EIFE SUPPORT FOLICE.

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness

ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Farichild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufactures of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed application, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the application, and incleased cost of production and manufacturing delays. Fainthild is taking strong ineasures to protect observes and our customers from the proliferation of counterfeit parts. Fainthild strongly encourages customers to purchase Fainthild parts either directly from Fainthild or from Authorized Fainthild Distributors who are listed by country on our web page cited above. Products customers buy either from fainthild directly or from Authorized Fainthild Distributors are genuine parts, have full traceability, meet Fainthild's quality standards for handing and storage and provide access to Fainthild's full range of up-to-date technical and product information. Fainthild and our Authorized Distributors will stand behind all warranties and will appropriately address and warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Farichild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.

Rev. 137