

April 2000

FQA70N15

N-Channel Power MOSFET


General Description


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for low voltage applications such as audio amplifire, high efficiency switching for DC/DC converters, and DC motor control, uninterrupted power supply.

Features

- 70A, 150 V, $R_{DS(on)}$ = 0.028 Ω @ V_{GS} = 10 V Low gate charge (typical 135 nC)
- Low Crss (typical 135 nC)
- Fast switching
- · 100% avalanche tested
- Improved dv/dt capability
- 175°C maximum junction temperature rating





Absolute Maximum Ratings T_C = 25°C unless otherwise noted

Symbol	Parameter		FQA70N15	Units	
V _{DSS}	Drain-Source Voltage		150	V	
I _D	Drain Current - Continuous (T _C = 25°C) - Continuous (T _C = 100°C)		70	A	
			50	А	
I _{DM}	Drain Curent - Pulsed	(Note 1)	280	А	
V _{GSS}	Gate-Source Voltage		± 25	V	
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	1000	mJ	
I _{AR}	Avalanche Current	(Note 1)	70	А	
E _{AR}	Repetitive Avalanche Energy	(Note 1)	33	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	6.0	V/ns	
P_D	Power Dissipation (T _C = 25°C)		330	W	
	- Derate above 25°C		2.2	W/°C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +175	°C	
TL	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.45	°C/W
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink	0.24		°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		40	°C/W

_	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	150			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.15		V/°C
I _{DSS}	Zana Oata Wallana Barin Oana	V _{DS} = 150 V, V _{GS} = 0 V			1	μΑ
	Zero Gate Voltage Drain Current	V _{DS} = 120 V, T _C = 150°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 25 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -25 V, V _{DS} = 0 V			-100	nA
	nracteristics			1	1	ı
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	2.0		4.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 35 A		0.023	0.028	Ω
9 _{FS}	Forward Transconductance	V _{DS} = 40 V, I _D = 35 A (Note 4)		48		S
C _{oss}	Output Capacitance	f = 1.0 MHz		840	1100	pF
				135	175	nF
	Reverse Transfer Capacitance			135	175	pF
Switchi	ing Characteristics			135	175	pF
Switchi	,	V _{DD} = 75 V, I _D = 70 A,			1	
Switchi t _{d(on)} t _r	ing Characteristics Turn-On Delay Time	$V_{DD} = 75 \text{ V}, I_{D} = 70 \text{ A},$ $R_{G} = 25 \Omega$		60	130	ns
Switchi $t_{d(on)}$ t_r $t_{d(off)}$	ing Characteristics Turn-On Delay Time Turn-On Rise Time			60 420	130 850	ns ns
Switchi $t_{d(on)}$ t_r $t_{d(off)}$ t_f	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	R_G = 25 Ω (Note 4, 5)		60 420 340	130 850 690	ns ns
Switchi t _{d(on)} t _r t _{d(off)} t _f Q _g	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 120 \text{ V}, I_D = 70 \text{ A},$		60 420 340 290	130 850 690 590	ns ns ns
	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	R_G = 25 Ω (Note 4, 5)	 	60 420 340 290 135	130 850 690 590	ns ns ns ns
$\begin{array}{c} \textbf{Switchi} \\ t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ \\ Q_g \\ \\ Q_{gs} \\ \\ Q_{gd} \\ \end{array}$	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$R_G = 25 \ \Omega$ (Note 4, 5) $V_{DS} = 120 \ V, I_D = 70 \ A, V_{GS} = 10 \ V$ (Note 4, 5)	 	60 420 340 290 135 25	130 850 690 590	ns ns ns ns
$\begin{array}{c} \textbf{Switchi} \\ t_{d(on)} \\ t_r \\ t_{d(off)} \\ t_f \\ \\ Q_g \\ \\ Q_{gs} \\ \\ Q_{gd} \\ \end{array}$	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$R_{G} = 25~\Omega \label{eq:RG}$ (Note 4, 5) $V_{DS} = 120~V,~I_{D} = 70~A,\\ V_{GS} = 10~V \label{eq:RG}$ (Note 4, 5) $N_{GS} = 10~V \label{eq:RG}$ (Note 4, 5)	 	60 420 340 290 135 25	130 850 690 590	ns ns ns ns
$\begin{array}{c} \textbf{Switchi} \\ \textbf{t}_{d(on)} \\ \textbf{t}_{r} \\ \textbf{t}_{d(off)} \\ \textbf{t}_{f} \\ \textbf{Q}_{g} \\ \textbf{Q}_{gs} \\ \textbf{Q}_{gd} \\ \\ \textbf{Drain-S} \end{array}$	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 120 \text{ V}, I_D = 70 \text{ A}, V_{GS} = 10 \text{ V}$ (Note 4, 5) and Maximum Ratings are Forward Current	 	60 420 340 290 135 25 65	130 850 690 590 175 	ns ns ns ns nC nC
Switchi t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs} Q _{gd} Drain-S	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics and Maximum Continuous Drain-Source Diode	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 120 \text{ V}, I_D = 70 \text{ A}, V_{GS} = 10 \text{ V}$ (Note 4, 5) and Maximum Ratings are Forward Current	 	60 420 340 290 135 25 65	130 850 690 590 175 	ns ns ns ns nC nC
Switchi t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs} Q _{gd} Drain-S I _{SM}	ing Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics and Maximum Continuous Drain-Source Diode Fallows Time Maximum Pulsed Drain-Source Diode Fallows Time Turn-Off Fall Time Total Gate Charge Gate-Drain Charge	$R_G = 25 \Omega$ (Note 4, 5) $V_{DS} = 120 \text{ V}, I_D = 70 \text{ A},$ $V_{GS} = 10 \text{ V}$ (Note 4, 5) and Maximum Ratings of the Forward Current Forward Current	 	60 420 340 290 135 25 65	130 850 690 590 175 70 280	ns ns ns nc nC nC

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 0.34mH, I_{AS} = 70A, V_{DD} = 25V, R_G = 25 Ω, Starting T_J = 25°C 3. I_{SD} \leq 70A, di/dt \leq 300A/μs, V_{DD} = BV_{DSS}, Starting T_J = 25°C 4. Pulse Test : Pulse width \leq 300μs, Duty cycle \leq 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

©2000 Fairchild Semiconductor International


Typical Characteristics (Continued)



3.0 2.5 (Description of the control of the control

Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, April 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms






Peak Diode Recovery dv/dt Test Circuit & Waveforms





Body Diode Reverse Current


 I_{RM}



©2000 Fairchild Semiconductor International Rev. A, April 2000

Mechanical Dimensions

TO-3PN



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

FAST® Quiet Series $^{\text{TM}}$ SuperSOT $^{\text{TM}}$ -3 SuperSOT $^{\text{TM}}$ -6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. A, January 2000