

April 2000

FQA19N60

600V N-Channel MOSFET


General Description


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply.

Features

- 18.5A, 600V, R_{DS(on)} = 0.38 Ω @ V_{GS} = 10 V • Low gate charge (typical 70 nC)
- Low Crss (typical 35 pF)
- · Fast switching
- 100% avalanche tested
- · Improved dv/dt capability





Absolute Maximum Ratings $T_C = 25\%$ unless otherwise noted

Symbol	Parameter		FQA19N60	Units	
V _{DSS}	Drain-Source Voltage		600	V	
I _D	Drain Current - Continuous (T _C = 25%	C)	18.5	А	
	- Continuous (T _C = 100℃)		11.7	А	
I _{DM}	Drain Current - Pulsed	(Note 1)	74	А	
V _{GSS}	Gate-Source Voltage		± 30	V	
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	1150	mJ	
I _{AR}	Avalanche Current	(Note 1)	18.5	А	
E _{AR}	Repetitive Avalanche Energy	(Note 1)	30	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns	
P _D	Power Dissipation (T _C = 25℃)		300	W	
	- Derate above 25℃		2.38	W/C	
T _J , T _{STG}	Operating and Storage Temperature Range		-55 to +150	C	
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	C	

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		0.42	€\M
$R_{\theta CS}$	Thermal Resistance, Case-to-Sink	0.24		€\M
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		40	€/M

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$	600			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.65		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 600 V, V _{GS} = 0 V			10	μΑ
		V _{DS} = 480 V, T _C = 125℃			100	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Cha	racteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	3.0		5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} =10V, I _D =9.3A		0.3	0.38	Ω
9 _{FS}	Forward Transconductance	$V_{DS} = 50 \text{ V}, I_{D} = 9.3 \text{ A}$ (Note 4)		16		S
C _{iss} C _{oss} C _{rss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ $f = 1.0 \text{ MHz}$		2800 350 35	3600 450 45	pF pF pF
	ing Characteristics			35	45	рF
t _{d(on)}	Turn-On Delay Time			65	140	ns
t _r	Turn-On Rise Time	$V_{DD} = 300 \text{ V}, I_D = 18.5 \text{ A},$		210	430	ns
t _{d(off)}	Turn-Off Delay Time	$R_G = 25 \Omega$		150	310	ns
t _f	Turn-Off Fall Time	(Note 4, 5)		135	280	ns
Q _q	Total Gate Charge	V _{DS} = 480 V, I _D = 18.5 A,		70	90	nC
Q _{qs}	Gate-Source Charge	$V_{GS} = 10 \text{ V}$		17		nC
Q _{gd}	Gate-Drain Charge	(Note 4, 5)		33		nC
	Source Diode Characteristics a	nd Maximum Ratings				
I _S	Maximum Continuous Drain-Source Diode Forward Current				18.5	Α
I _{SM}	Maximum Pulsed Drain-Source Diode Forward Current				74	Α
V_{SD}	Drain-Source Diode Forward Voltage	$V_{GS} = 0 \text{ V}, I_{S} = 18.5 \text{ A}$			1.4	V
t _{rr}	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, I_S = 18.5 \text{ A},$		420		ns
۲rr	TREVEISE TREGOVERY THIRE	$dI_{F}/dt = 100 \text{ A/}\mu\text{s} $ (Note 4)				

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 6.2mH, I_{AS} = 18.5A, V_{DD} = 50V, R_G = 25 Ω, Starting T_J = 25 ℃ 3. I_{SD} ≤ 18.5A, di/dt ≤ 200Α/μs, V_{DD} ≤ BV_{DSS}, Starting T_J = 25 ℃ 4. Pulse Test : Pulse width ≤ 300μs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

Typical Characteristics




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics


Typical Characteristics (Continued)



25 (000 200 0.50 0 50 100 150 200 T_y, Junction Temperature [°C]

Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, April 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms



Peak Diode Recovery dv/dt Test Circuit & Waveforms







V_{DS}
(DUT)

Body Diode Recovery dv/dt

V_{SD}

V_{DD}

Body Diode Forward Voltage Drop

Mechanical Dimensions TO-3PN ø3.30 ø3.10 15,80 15,40 (R0.50) -18.90 18,50 (1.85)2,20 1.80 2.60 2.20 **⊕** Ø0.55**⊕** 1.20 0.80 5.45 5,45 (R0,50) Dimensions in Millimeters

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

 $\begin{array}{ccc} \mathsf{FACT^{\mathsf{TM}}} & \mathsf{QFET^{\mathsf{TM}}} \\ \mathsf{FACT} \ \mathsf{Quiet} \ \mathsf{Series^{\mathsf{TM}}} & \mathsf{QS^{\mathsf{TM}}} \end{array}$

FAST® Quiet Series TM FAST TM SuperSOT TM -3 SuperSOT TM -6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. A, January 2000