

December 2010

# FOD0721, FOD0720, FOD0710 High CMR, 25Mbit/sec Logic Gate Optocoupler

### **Features**

- 20kV/µs minimum CMR
- 40ns max. propagation delay
- Data Rate, Non-Return Zero Coding
  - 25Mbit/sec (FOD0721 and FOD0720)
  - 12.5Mbit/sec (FOD0710)
- Pulse Width Distortion
  - 6ns (FOD0721)
  - 8ns (FOD0720 and FOD0710)
- +5V CMOS compatibility
- Extended industrial temperate range
  - -40 to 100°C temperature range
- Safety and regulatory approvals
  - UL1577, 3750 VACrms for 1 min. (File #E90700, Volume 2)
  - IEC60747-5-2 pending approval

### **Applications**

- Industrial fieldbus communications
  - Profibus, DeviceNet, CAN, RS485
- Programmable logic control
- Isolated data acquisition system


### **Description**

The FOD0721/0720/0710 family utilizes Fairchild's proprietary coplanar packaging technology, Optoplanar, and optimized IC design to guarantee minimum 20kV/µs Common Mode Noise Rejection (CMR) rating.

These high-speed logic gate optocouplers consist of a high-speed AlGaAs LED driven by a CMOS IC coupled to a CMOS detector IC, comprising an integrated photodiode, a high-speed transimpedance amplifier and a voltage comparator with an output driver. The CMOS technology coupled to the high efficiency of the LED achieves low power consumption as well as very high speed (40ns propagation delay, 6ns pulse width distortion).

These devices are available in a compact 8-pin small outline package.

#### **Functional Schematic**



\*: Pin 3 must be left unconnected

### Truth Table

| VI | LED | Vo |
|----|-----|----|
| Н  | OFF | Н  |
| L  | ON  | L  |

#### **Pin Definitions**

| Pin Number | Pin Name         | Pin Function Description             |
|------------|------------------|--------------------------------------|
| 1          | V <sub>DD1</sub> | Input Supply Voltage                 |
| 2          | VI               | Input Data                           |
| 3          |                  | LED Anode – must be left unconnected |
| 4          | GND1             | Input Ground                         |
| 5          | GND2             | Output Ground                        |
| 6          | Vo               | Output Data                          |
| 7          | NC               | Not Connected                        |
| 8          | V <sub>DD2</sub> | Output Supply Voltage                |

### Absolute Maximum Ratings (T<sub>A</sub> = 25°C unless otherwise specified.)

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

| Symbol           | Parameter   | Value                          | Units |
|------------------|---|--------------------------------|-------|
| T <sub>STG</sub> | Storage Temperature                                 | -40 to +125                    | °C    |
| T <sub>OPR</sub> | Operating Temperature                               | -40 to +100                    | °C    |
| T <sub>SOL</sub> | Lead Solder Temperature                             | 260 for 10 sec                 | °C    |
|                  | Reflow Temperature Profile (Refer to Relow Profile) |                                |       |
| V <sub>DD1</sub> | Input Supply Voltage                                | 0 to 6.0                       | V     |
| VI               | Input Voltage                                       | -0.5 to V <sub>DD1</sub> + 0.5 | V     |
| I <sub>I</sub>   | Input DC Current                                    | -10 to +10                     | mA    |
| V <sub>DD2</sub> | Output Supply Voltage                               | 0 to 6.0                       | V     |
| V <sub>D</sub>   | Output Voltage                                      | -0.5 to V <sub>DD2</sub> + 0.5 | V     |
| Io               | Average Output Current                              | 10                             | mA    |
| PD1              | Input Power Dissipation                             | 90                             | mW    |
| PD2              | Output Power Dissipation                            | 70                             | mW    |

### **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

| Symbol                          | Parameter                       | Min. | Max.             | Unit |
|---------------------------------|---------------------------------|------|------------------|------|
| T <sub>OPR</sub>                | Ambient Operating Temperature   | -40  | +100             | °C   |
| $V_{DD1}, V_{DD2}$              | Supply Voltages                 | 4.5  | 5.5              | V    |
| V <sub>IH</sub>                 | Logic High Input Voltage        | 2.0  | V <sub>DD1</sub> | V    |
| V <sub>IL</sub>                 | Logic Low Input Voltage         | 0    | 0.8              | V    |
| t <sub>r</sub> , t <sub>f</sub> | Input Signal Rise and Fall Time |      | 1.0              | ms   |

- A 0.1µF bypass capacitor must be connected between pins 1 and 4, and 5 and 8
- · Pin 3 must be left unconnected

# $\textbf{Electrical Characteristics} \; (T_{A} = -40^{\circ}C \; to \; 100^{\circ}C \; and \; 4.5V \leq V_{DD} \leq 5.5V, \; all \; typicals \; are \; at \; T_{A} = 25^{\circ}C, \; V_{DD} = 5V)$

| Symbol            | Parameter                        | Test Conditions                    | Min. | Тур. | Max. | Unit |
|-------------------|----------------------------------|------------------------------------|------|------|------|------|
| INPUT CH          | ARACTERISTICS                    |                                    | -    | '    | !    |      |
| I <sub>DD1L</sub> | Logic Low Input Supply Current   | V <sub>I</sub> = 0V                |      | 6.5  | 10.0 | mA   |
| I <sub>DD1H</sub> | Logic High Input Supply Current  | $V_I = V_{DD1}$                    |      | 0.8  | 3.0  | mA   |
| I <sub>DD1</sub>  | Input Supply Current             |                                    |      |      | 13.0 | mA   |
| I <sub>I</sub>    | Input Current                    |                                    | -10  |      | +10  | μA   |
| OUTPUT (          | CHARACTERISTICS                  |                                    | •    |      |      |      |
| I <sub>DD2L</sub> | Logic Low Output Supply Current  | V <sub>I</sub> = 0V                |      | 5.5  | 9    | mA   |
| I <sub>DD2H</sub> | Logic High Output Supply Current | $V_I = V_{DD1}$                    |      | 5.3  | 9    | mA   |
| V <sub>OH</sub>   | Logic High Output Voltage        | $I_{O} = -20\mu A, V_{I} = V_{IH}$ | 4.4  | 5.0  |      | V    |
| V <sub>OH</sub>   |                                  | $I_O = -4mA$ , $V_I = V_{IH}$      | 4.0  | 4.8  |      | V    |
| V <sub>OL</sub>   | Logic Low Output Voltage         | $I_{O} = 20\mu A, V_{I} = V_{IL}$  |      | 0    | 0.1  | V    |
| V <sub>OL</sub>   |                                  | $I_O = 4mA$ , $V_I = V_{IL}$       |      | 0.5  | 1.0  | V    |

# Isolation Characteristics (T<sub>A</sub> = -40°C to +100°C unless otherwise specified.)

| Symbol           | Characteristics                | Test Conditions  | Min.             | Тур.* | Max. | Unit               |
|------------------|--------------------------------|--|------------------|-------|------|--------------------|
| V <sub>ISO</sub> | Input-Output Isolation Voltage | $f = 60$ Hz, $t = 1.0$ min, $I_{I-O} \le 10\mu A^{(1)(2)}$ | 3750             |       |      | Vac <sub>RMS</sub> |
| R <sub>ISO</sub> | Isolation Resistance           | $V_{I-O} = 500V^{(1)}$                                     | 10 <sup>11</sup> |       |      | Ω                  |
| C <sub>ISO</sub> | Isolation Capacitance          | $V_{I-O} = 0$ , $f = 1.0MHz^{(1)}$                         |                  | 0.2   |      | pF                 |

<sup>\*</sup>All typicals at T<sub>A</sub> = 25°C

#### Notes:

- 1. Device is considered a two terminal device: Pins 1, 2, 3 and 4 are shorted together and Pins 5, 6, 7 and 8 are shorted together.
- 2. 3,750 VAC RMS for 1 minute duration is equivalent to 4,500 VAC RMS for 1 second duration.

### **Switching Characteristics** ( $T_A = -40$ °C to 100°C and 4.5V $\leq V_{DD} \leq 5.5$ V, all typicals are at $T_A = 25$ °C, $V_{DD} = 5$ V)

| Symbol           | Parameter  | Test Conditions  | Min. | Тур. | Max. | Unit  |
|------------------|--|--|------|------|------|-------|
| t <sub>PHL</sub> | Propagation Delay Time to Logic Low Output       | C <sub>L</sub> = 15pF  |      | 21   | 40   | ns    |
| t <sub>PLH</sub> | Propagation Delay Time to Logic High Output      | C <sub>L</sub> = 15pF  |      | 23   | 40   | ns    |
| PWD              | Pulse Width Distortion,   t <sub>PHL</sub> - t   | PLH  |      |      |      |       |
|                  | FOD0710  | PW = 80ns, C <sub>L</sub> = 15pF                                 |      | 2    | 8    | ns    |
|                  | FOD0720  | PW = 40ns, C <sub>L</sub> = 15pF                                 |      | 2    | 8    | ns    |
|                  | FOD0721  | PW = 40ns, C <sub>L</sub> = 15pF                                 |      | 2    | 6    | ns    |
| Data Rate        | FOD0710  |  |      |      | 12.5 | Mb/s  |
|                  | FOD0720, FOD0721                                 |  |      |      | 25   | Mb/s  |
| t <sub>PSK</sub> | Propagation Delay Skew                           | $C_L = 15pF^{(3)}$   |      |      | 20   | ns    |
| t <sub>R</sub>   | Output Rise Time (10%–90%)                       |  |      | 5    |      | ns    |
| t <sub>F</sub>   | Output Fall Time (90%–10%)                       |  |      | 4.5  |      | ns    |
| CM <sub>H</sub>  | Common Mode Transient<br>Immunity at Output High | $V_{I} = V_{DD1}, V_{O} > 0.8 V_{DD2}$<br>$V_{CM} = 1000V^{(4)}$ | 20   | 40   |      | kV/µs |
| CM <sub>L</sub>  | Common Mode Transient<br>Immunity at Output Low  | $V_I = 0V, V_O < 0.8,$<br>$V_{CM} = 1000V^{(4)}$                 | 20   | 40   |      | kV/μs |

#### Notes:

- 3. t<sub>PSK</sub> is equal to the magnitude of the worst case difference in t<sub>PHL</sub> and/or t<sub>PLH</sub> that will be seen between units at any given temperature within the recommended operating conditions.
- 4. Common mode transient immunity at output high is the maximum tolerable (positive) dVcm/dt on the leading edge of the common mode impulse signal. Vcm, to assure that the output will remain high. Common mode transient immunity at output low is the maximum tolerable (negative dVcm/dt on the trailing edge of the common pulse signal, Vcm, to assure that the output will remain low.

### **Typical Performance Curves**

Figure 1. Typical Output Voltage vs. Input Voltage




Figure 3. Typical Propogation Delay vs. Ambient Temperature (FOD0710)




Figure 5. Typical Propogation Delay vs. Ambient Temperature (FOD0721/FOD0720)




Figure 2. Typical Input Voltage Switching Threshold vs. Input Supply Voltage




Figure 4. Typical Pulse Width Distortion vs. Ambient Temperature (FOD0710)





Figure 6. Typical Pulse Width Distortion vs. Ambient Temperature (FOD0721/FOD0720)



# **Typical Performance Curves** (Continued)

Figure 7. Typical Rise and Fall Time vs. Ambient Temperature




Figure 9. Typical Pulse Width Distortion vs. Output Load Capacitance (FOD0710)




Figure 11. Typical Pulse Width Distortion vs. Output Load Capacitance (FOD0721/FOD0720)




Figure 8. Typical Propogation Delay vs. Output Load Capacitance (FOD0710)




Figure 10. Typical Propogation Delay vs. Output Load Capacitance (FOD0721/FOD0720)







Figure 12. Typical Rise and Fall Time vs. Output Load Capacitance (FOD0710)




## Typical Performance Curves (Continued)


Figure 13. Typical Rise and Fall Time vs. Output Load Capacitance (FOD0721/FOD0720)








### **Small Outline Package Dimensions**



Lead Coplanarity: 0.004 (0.10) MAX



#### Note:

All dimensions are in millimeters.

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/


# **Ordering Information**

| Option    | on Order Entry Identifier Description |                                      |
|-----------|---------------------------------------|--------------------------------------|
| No Suffix | FOD0721                               | Shipped in Tubes (50 units per tube) |
| R2        | FOD0721R2                             | Tape and Reel (2500 units per reel)  |




All packages are lead free per JEDEC: J-STD-020B standard.

# **Marking Information**



| Definiti | ons   |
|----------|---|
| 1        | Fairchild logo                                |
| 2        | Device number                                 |
| 3        | One digit year code, e.g., '8'                |
| 4        | Two digit work week ranging from '01' to '53' |
| 5        | Assembly package code                         |


### **Carrier Tape Specification**



User Direction of Feed ————Note:

# All dimensions are in millimeters.

**Reflow Profile** 






Figure 16. Test Circuit for Propogation Delay Time and Rise Time, Fall Time




Figure 17. Test Circuit for Instantaneous Common Mode Rejection Voltage





#### **TRADEMARKS**

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

AccuPower™ F-PFS™ Auto-SPM™ FRFET®

Build it Now™ Global Power Resource<sup>SM</sup>

MegaBuck™

MicroFET™

MicroPak™

MicroPak2™

MillerDrive™

MotionMax™

OptoHiT™

Motion-SPM™

OPTOLOGIC®

**OPTOPLANAR®** 

MICROCOUPLER™

CorePLUS™ Green FPS™ Green FPS™ e-Series™

CROSSVOLT™ Gmax™
CTL™ GTO™
Current Transfer Logic™ IntelliMAX™
DEUXPEED® ISOPLANAR™

DEUXPEED<sup>®</sup>
Dual Cool<sup>™</sup>
EcoSPARK<sup>®</sup>
EfficientMax<sup>™</sup>
ESBC<sup>™</sup>

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series™
FACT<sup>®</sup>

FAST<sup>®</sup>
FastvCore<sup>™</sup>
FETBench<sup>™</sup>
FlashWriter<sup>®\*</sup>

FlashWriter<sup>®\*</sup> PDP SPM™ FPS™ Power-SPM™ PowerTrench<sup>®</sup>
PowerXS™

Programmable Active Droop™

QFET<sup>®</sup>
QS™
Quiet Series™
RapidConfigure™

Saving our world, 1mW/W/kW at a time™

SignalWise™ SmartMax™ SMART START™ SPM®

STEALTH™
SUPERFET®
SuperSOT™-3
SuperSOT™-6
SuperSOT™-8
SuperSOT™-8
SupreMOS®
SyncFET™

Sync-Lock™
SYSTEM
GENERAL®\*

The Power Franchise®

The Right Technology for Your Success™

Pranchise
TinyBoost™
TinyBoost™
TinyBuck™
TinyCalc™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPower™
TinyPWI™
TriFault Detect™
TRECURRENT™
TRECURRENT™

SerDes UHC<sup>®</sup> Ultra FRFET™ UniFET™ VCX™ VisualMax™ XS™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILDIS WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

| Deminition of Terms                       |                       |   |
|---|-----------------------|---|
| Datasheet Identification   Product Status |                       | Definition  |
| Advance Information                       | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.   |
| Preliminary                               | First Production      | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed                  | Full Production       | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.   |
| Obsolete                                  | Not In Production     | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.  |

Rev. I51

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.