

August 2001 Revised December 2001

## FIN1032

# 3.3V LVDS 4-Bit High Speed Differential Receiver

## **General Description**

This quad receiver is designed for high speed interconnect utilizing Low Voltage Differential Signaling (LVDS) technology. The receiver translates LVDS levels, with a typical differential input threshold of 100mV, to LVTTL signal levels. LVDS provides low EMI at ultra low power dissipation even at high frequencies. This device is ideal for high speed transfer of clock and data.

The FIN1032 can be paired with its companion driver, the FIN1031, or any other Fairchild LVDS driver.

### **Features**

- Greater than 400Mbs data rate
- 3.3V power supply operation
- 0.4ns maximum differential pulse skew
- 2.5ns maximum propagation delay
- Low power dissipation
- Power OFF protection
- Fail safe protection for open-circuit, shorted and terminated conditions
- Meets or exceeds the TIA/EIA-644 LVDS standard
- Pin compatible with equivalent RS-422 and LVPECL devices
- 16-Lead SOIC and TSSOP packages save space

## **Ordering Code:**

Order Number	Package Number	Package Description	
FIN1032M	M16A	16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow	
FIN1032MTC	MTC16	16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide	

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.


## **Function Table**

	Outputs			
EN	EN	R <sub>IN+</sub> R <sub>OUT-</sub>		R <sub>OUT</sub>
Н	Х	Н	L	Н
Н	Х	L	Н	L
Н	Х	Fail Safe Condition		Н
Х	L	H L		Н
Х	L	L	Н	L
Х	L	Fail Safe Condition		Н
Ĺ	Н	X		Z

H = HIGH Logic Level L = LOW Logic Level Z = High Impedance Fail Safe = Open, S

L = LOW Logic Level X = Don't Care Fail Safe = Open, Shorted, Terminated

## **Connection Diagram**



### **Pin Descriptions**

Pin Name	Description
R <sub>OUT1</sub> , R <sub>OUT2</sub> , R <sub>OUT3</sub> , R <sub>OUT4</sub>	LVTTL Data Outputs
R <sub>IN1+</sub> , R <sub>IN2+</sub> , R <sub>IN3+</sub> , R <sub>IN4+</sub>	Non-Inverting LVDS Inputs
$R_{IN1-}, R_{IN2-}, R_{IN3-}, R_{IN4-}$	Inverting LVDS Inputs
EN	Driver Enable Pin
EN	Inverting Driver Enable Pin
V <sub>CC</sub>	Power Supply
GND	Ground

## **Absolute Maximum Ratings**(Note 1)

#### -0.5V to +4.6 V Supply Voltage (V<sub>CC</sub>) DC Input Voltage (V<sub>IN</sub>) -0.5V to +4.6~VDC Input Voltage (V<sub>OUT</sub>) -0.5 V to 6 V

DC Output Current (I<sub>O</sub>) Storage Temperature Range (T<sub>STG</sub>) -65°C to +150°C Max Junction Temperature (T<sub>J</sub>)

Lead Temperature (T<sub>L</sub>)

260°C (Soldering, 10 seconds) ESD (Human Body Model) ≥ 10,000 V ESD (Machine Model) ≥ 500 V

## **Recommended Operating Conditions**

Supply Voltage (V<sub>CC</sub>) 3.0 V to 3.6 V

Magnitude of Differential Voltage

100 mV to  $V_{CC}$ Common-Mode Input Voltage (V<sub>IC</sub>) 0.05 V to 2.35V 0 to  $V_{\mbox{\footnotesize CC}}$ Input Voltage (V<sub>IN</sub>) Operating Temperature (T<sub>A</sub>) -40°C to +85°C

Note 1: The "Absolute Maximum Ratings": are those values beyond which damage to the device may occur. The databook specifications should be met, without exception, to ensure that the system design is reliable over its power supply, temperature and output/input loading variables. Fairchild does not recommend operation of circuits outside databook specification.

### **DC Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified

Symbol	Parameter	Test Conditions	Min	Typ (Note 2)	Max	Units
V <sub>TH</sub>	Differential Input Threshold HIGH	See Figure 1 and Table 1			100	mV
V <sub>TL</sub>	Differential Input Threshold LOW	See Figure 1 and Table 1	-100			mV
I <sub>IN</sub>	Input Current	$V_{IN} = 0V$ or $V_{CC}$			±20	μΑ
I <sub>I(OFF)</sub>	Power-OFF Input Current	V <sub>CC</sub> = 0V, V <sub>IN</sub> = 0V or 3.6V			±20	μΑ
V <sub>IH</sub>	Input High Voltage (EN or EN)		2.0		V <sub>CC</sub>	V
V <sub>IL</sub>	Input Low Voltage (EN or EN)		GND		0.8	V
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -100 \mu\text{A}$	V <sub>CC</sub> -0.2			V
		$I_{OH} = -8 \text{ mA}$	2.4			\ \ \
V <sub>OL</sub>	Output LOW Voltage	I <sub>OH</sub> = 100 μA			0.2	V
		I <sub>OL</sub> = 8 mA			0.5	\ \ \
V <sub>IK</sub>	Input Clamp Voltage	I <sub>IK</sub> = -18 mA	-1.5			V
I <sub>OZ</sub>	Disabled Output Leakage Current	$EN = 0.8$ and $\overline{EN} = 2V$ , $V_{OUT} = 3.6V$ or $0V$			±20	μΑ
I <sub>OS</sub>	Output Short Circuit Test	Receiver Enabled, V <sub>OUT</sub> = 0V (one output shorted at a time)	-15		-100	mA
I <sub>CCZ</sub>	Disabled Power Supply Current	Receiver Disabled			5	mA
I <sub>CC</sub>	Power Supply Current	Receiver Enabled, ( $R_{IN+}$ = 1V and $R_{IN-}$ = 1.4V) or ( $R_{IN+}$ = 1.4V and $R_{IN-}$ = 1V)			15	mA
I <sub>PU/PD</sub>	Output Power Up/Power Down	V <sub>CC</sub> = 0V to 1.5V			±20	μА
	High Z Leakage Current					
C <sub>IN</sub>	Input Capacitance			3.5		pF
C <sub>OUT</sub>	Output Capacitance			6		pF

16 mA

150°C

Note 2: All typical values are at  $T_A = 25^{\circ}C$  and with  $V_{CC} = 3.3V$ .

### **AC Electrical Characteristics**

Over supply voltage and operating temperature ranges, unless otherwise specified


Symbol	Parameter	Test Conditions	Min	Typ (Note 3)	Max	Units
t <sub>PLH</sub>	Propagation Delay LOW-to-HIGH		1.0		2.5	ns
t <sub>PHL</sub>	Propagation Delay HIGH-to-LOW	7	1.0		2.5	ns
t <sub>TLH</sub>	Output Rise Time (20% to 80%)	$ V_{ID}  = 400 \text{ mV}, C_L = 10 \text{ pF},$		0.7	1.2	ns
t <sub>THL</sub>	Output Fall Time (80% to 20%)	$R_L = 1k\Omega$		0.7	1.2	ns
t <sub>SK(P)</sub>	Pulse Skew  t <sub>PLH</sub> - t <sub>PHL</sub>	See Figure 1 and Figure 2			0.4	ns
t <sub>SK(LH)</sub>	Channel-to-Channel Skew (Note 4)				0.3	ns
t <sub>SK(PP)</sub>	Part-to-Part Skew (Note 5)	7			1.0	ns
f <sub>MAX</sub>	Maximum Operating Frequency (Note 6)	$R_L = 1k\Omega$ , $C_L = 10$ pF, see Figure 1 and Figure 2	200	325		MHz
t <sub>ZH</sub>	LVTTL Output Enable Time from Z to HIGH				5.0	ns
$t_{ZL}$	LVTTL Output Enable Time from Z to LOW	$R_L = 1k\Omega$ , $C_L = 10 pF$ ,			5.0	ns
t <sub>HZ</sub>	LVTTL Output Disable Time from HIGH to Z	See Figure 3 and Figure 4			5.0	ns
t <sub>LZ</sub>	LVTTL Output Disable Time from LOW to Z	7			5.0	ns

Note 3: All typical values are at  $T_A = 25$  °C and with  $V_{CC} = 3.3$ V.

Note 4:  $t_{SK(LH)}$ ,  $t_{SK(HL)}$  is the skew between specified outputs of a single device when the outputs have identical loads and are switching in the same direction.

Note 5:  $t_{SK(PP)}$  is the magnitude of the difference in propagation delay times between any specified terminals of two devices switching in the same direction (either LOW-to-HIGH or HIGH-to-LOW) when both devices operate with the same supply voltage, same temperature, and have identical test circuits.

Note 6:  $f_{MAX}$  Criteria: Input  $t_R = t_F < 1$  ns,  $V_{ID} = 300$  mV, (1.05V to 1.35V pp), 50% duty cycle; Output duty cycle 40% to 60%,  $V_{OL} < 0.5$ V,  $V_{OH} > 2.4$ V. All channels switching in phase.



Note A: All input pulses have frequency = 10MHz,  $t_R$  or  $t_F$  = 1ns

Note B:  $C_L$  includes all probe and jig capacitances

FIGURE 1. Differential Receiver Voltage Definitions and Propagation Delay and Transition Time Test Circuit

TABLE 1. Receiver Minimum and Maximum Input Threshold Test Voltages

Applied V	/oltages (V)	Resulting Differential Input Voltage (mA)	Resulting Common Mode Input Voltage (V)		
V <sub>IA</sub>	V <sub>IB</sub>	V <sub>ID</sub>	V <sub>IC</sub>		
1.25	1.15	100	1.2		
1.15	1.25	-100	1.2		
2.4	2.3	100	2.35		
2.3	2.4	-100	2.35		
0.1	0	100	0.05		
0	0.1	-100	0.05		
1.5	0.9	600	1.2		
0.9	1.5	-600	1.2		
2.4	1.8	600	2.1		
1.8	2.4	-600	2.1		
0.6	0	600	0.3		
0	0.6	-600	0.3		




FIGURE 2. LVDS Input to LVTTL Output AC Waveforms

### Test Circuit for LVTTL Outputs





FIGURE 3. AC Loading Circuit for LVTTL Outputs

### Voltage Waveforms Enable and Disable Times





Note A:  $C_L$  includes probes and jig capacitance


 $\textbf{Note B:} \ \text{All LVTTL input pulses have the following characteristics: Frequency} = 10 \ \text{MHz} \ t_R \ \text{or} \ t_F \leq 2 \ \text{ns}$ 

FIGURE 4. LVTTL Outputs Test Circuit and AC Waveforms

# Physical Dimensions inches (millimeters) unless otherwise noted







16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M16A

### Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 7.72 TYP. DIMENSIONS METRIC ONLY (1.78 TYP) 0.42 TYP LAND PATTERN RECOMMENDATION GAGE PLANE 6.4 0.25 4.4 ± 0.1 -B-3.2 SEATING PLANE 0.6 ± 0.1 DETAIL A TYPICAL, SCALE: 40X △ 0.2 C B A ALL LEAD TIPS PIN #1 IDENT SEE DETAIL A (0.90)□ 0.1 C ALL LEAD TIPS -C-0.65 TYP 0.10 ± 0.05 TYP 0.09-0.20 TYP 0.30 TYP Ф 0.13 M Α B (S) c (S) MTC16 (REV C)

16-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC16

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com