

March 2007

# 74ABT541 Octal Buffer/Line Driver with 3-STATE Outputs

### **Features**

- Non-inverting buffers
- Output sink capability of 64mA, source capability of 32mA
- Guaranteed output skew
- Guaranteed multiple output switching specifications
- Output switching specified for both 50pF and 250pF loads
- Guaranteed simultaneous switching, noise level and dynamic threshold performance
- Guaranteed latchup protection
- High-impedance, glitch-free bus loading during entire power up and power down cycle
- Nondestructive, hot-insertion capability
- Flow-through pinout for ease of PC board layout
- Disable time less than enable time to avoid bus contention

# **General Description**


The ABT541 is an octal buffer and line driver with 3-STATE outputs designed to be employed as a memory and address driver, clock driver, or bus-oriented transmitter/receiver. The ABT541 is similar to the ABT244 with broadside pinout.

# **Ordering Information**

Order Number	Package Number	Package Description
74ABT541CSC	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
74ABT541CSJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
74ABT541CMSA	MSA20	20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide
74ABT541CMTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Devices also available in Tape and Reel. Specify by appending suffix "X" to the ordering number. Pb-Free package per JEDEC J-STD-020B.

# **Connection Diagram**



# **Pin Descriptions**

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	Output Enable Input (Active LOW)
I <sub>0</sub> —I <sub>7</sub>	Inputs
O <sub>0</sub> –O <sub>7</sub>	Outputs

# **Truth Table**

OE <sub>1</sub>	OE <sub>2</sub>	I	Outputs
L	L	Н	Н
Н	Х	Х	Z
Х	Н	Х	Z
L	L	L	L

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

Z = High Impedance

# **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Rating
T <sub>STG</sub>	Storage Temperature	−65°C to +150°C
T <sub>A</sub>	Ambient Temperature Under Bias	–55°C to +125°C
T <sub>J</sub>	Junction Temperature Under Bias	–55°C to +150°C
V <sub>CC</sub>	V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
V <sub>IN</sub>	Input Voltage <sup>(1)</sup>	-0.5V to +7.0V
I <sub>IN</sub>	Input Current <sup>(1)</sup>	-30mA to +5.0mA
Vo	Voltage Applied to Any Output	
	Disabled or Power-Off State	–0.5V to 5.5V
	HIGH State	–0.5V to V <sub>CC</sub>
	Current Applied to Output in LOW State (Max.)	twice the rated I <sub>OL</sub> (mA)
	DC Latchup Source Current	-500mA
	Over Voltage Latchup (I/O)	10V

#### Note:

1. Either voltage limit or current limit is sufficient to protect inputs.

# **Recommended Operating Conditions**

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to absolute maximum ratings.

Symbol	Parameter	Rating
T <sub>A</sub>	Free Air Ambient Temperature	–40°C to +85°C
V <sub>CC</sub>	Supply Voltage	+4.5V to +5.5V
ΔV / Δt	Minimum Input Edge Rate	
	Data Input	50mV/ns
	Enable Input	20mV/ns

# **DC Electrical Characteristics**

Symbol	P	arameter	V <sub>CC</sub>	Conditions	Min.	Тур.	Max.	Units
V <sub>IH</sub>	Input HIGH	l Voltage		Recognized HIGH Signal	2.0			V
V <sub>IL</sub>	Input LOW	Voltage		Recognized LOW Signal			0.8	V
V <sub>CD</sub>	Input Clam	p Diode Voltage	Min.	$I_{IN} = -18mA$			-1.2	V
V <sub>OH</sub>	Output HIG	GH Voltage	Min.	$I_{OH} = -3mA$	2.5			V
				I <sub>OH</sub> = -32mA	2.0			V
V <sub>OL</sub>	Output LO\	N Voltage	Min.	I <sub>OL</sub> = 64mA			0.55	V
I <sub>IH</sub>	Input HIGH	l Current	Max.	$V_{IN} = 2.7V^{(3)}$			1	μA
				$V_{IN} = V_{CC}$			1	
I <sub>BVI</sub>	Input HIGH Breakdown		Max.	V <sub>IN</sub> = 7.0V			7	μA
I <sub>IL</sub>	Input LOW	Current	Max.	$V_{IN} = 0.5V^{(3)}$			-1	μA
				$V_{IN} = 0.0V$			-1	
$V_{ID}$	Input Leaka	age Test	0.0	I <sub>ID</sub> = 1.9μA, All Other Pins Grounded	4.75			V
I <sub>OZH</sub>	Output Leakage Current		0-5.5V	$V_{OUT} = 2.7V, \overline{OE}_n = 2.0V$			10	μA
I <sub>OZL</sub>	Output Leakage Current		0-5.5V	$V_{OUT} = 0.5V, \overline{OE}_n = 2.0V$			-10	μA
I <sub>OS</sub>	Output Sho	ort-Circuit Current	Max.	V <sub>OUT</sub> = 0.0V	-100		-275	mA
I <sub>CEX</sub>	Output HIGH Leakage Current		Max.	V <sub>OUT</sub> = V <sub>CC</sub>			50	μA
I <sub>ZZ</sub>	Bus Draina	ge Test	0.0	V <sub>OUT</sub> = 5.5V, All Others GND			100	μA
I <sub>CCH</sub>	Power Sup	ply Current	Max.	All Outputs HIGH			50	μA
I <sub>CCL</sub>	Power Sup	ply Current	Max.	All Outputs LOW			30	mA
I <sub>CCZ</sub>	Power Sup	ply Current	Max.	$\overline{OE}_n = V_{CC}$ , All Others at $V_{CC}$ or Ground			50	μA
I <sub>CCT</sub>	Additional	Outputs Enabled		$V_I = V_{CC} - 2.1V$			2.5	mA
	I <sub>CC</sub> /Input	Outputs 3-STATE	Max.	Enable Input V <sub>I</sub> = V <sub>CC</sub> - 2.1V			2.5	mA
		Outputs 3-STATE		Data Input $V_I = V_{CC} - 2.1V$ , All Others at $V_{CC}$ or Ground			50	μA
I <sub>CCD</sub>	Dynamic I <sub>C</sub>	CC No Load <sup>(3)</sup>	Max	Outputs Open, $\overline{OE}_n = GND$ , One-Bit Toggling <sup>(2)</sup> , 50% Duty Cycle			0.1	mA/ MHz

# Notes:

- 2. For 8-bit toggling,  $I_{\mbox{\footnotesize CCD}} < 0.8 \mbox{\footnotesize mA/MHz}.$
- 3. Guaranteed, but not tested.

# **DC Electrical Characteristics**

SOIC package.

			Conditions C <sub>L</sub> = 50pF,				
Symbol	Parameter	V <sub>CC</sub>	$R_L = 500\Omega$	Min.	Тур.	Max.	Units
V <sub>OLP</sub>	Quiet Output Maximum Dynamic V <sub>OL</sub>	5.0	$T_A = 25^{\circ}C^{(4)}$		0.7	1.0	V
V <sub>OLV</sub>	Quiet Output Minimum Dynamic V <sub>OL</sub>	5.0	$T_A = 25^{\circ}C^{(4)}$	-1.3	-0.8		V
V <sub>OHV</sub>	Minimum HIGH Level Dynamic Output Voltage	5.0	$T_A = 25^{\circ}C^{(5)}$	2.7	3.1		V
V <sub>IHD</sub>	Minimum HIGH Level Dynamic Input Voltage	5.0	$T_A = 25^{\circ}C^{(6)}$	2.0	1.4		٧
V <sub>ILD</sub>	Maximum LOW Level Dynamic Input Voltage	5.0	$T_A = 25^{\circ}C^{(6)}$		1.1	0.6	V

#### Notes:

- 4. Max number of outputs defined as (n). n 1 data inputs are driven 0V to 3V. One output at LOW. Guaranteed, but not tested.
- 5. Max number of outputs defined as (n). n-1 data inputs are driven 0V to 3V. One output HIGH. Guaranteed, but not tested.
- 6. Max number of data inputs (n) switching. n-1 inputs switching 0V to 3V. Input-under-test switching: 3V to threshold  $(V_{ILD})$ , 0V to threshold  $(V_{IHD})$ . Guaranteed, but not tested.

# **AC Electrical Characteristics**

SOIC and SSOP package.

		T,	T <sub>A</sub> = +25°C, V <sub>CC</sub> = +5V, C <sub>L</sub> = 50pF		T <sub>A</sub> = -40°C V <sub>CC</sub> = 4. C <sub>L</sub> =		
Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Units
t <sub>PLH</sub>	Propagation Delay,	1.0	2.0	3.6	1.0	3.6	ns
t <sub>PHL</sub>	Data to Outputs	1.0	2.4	3.6	1.0	3.6	
t <sub>PZH</sub>	Output Enable Time	1.5	3.1	6.0	1.5	6.0	ns
t <sub>PZL</sub>		1.5	3.7	6.0	1.5	6.0	
t <sub>PHZ</sub>	Output Disable Time	1.7	3.5	6.1	1.7	6.1	ns
t <sub>PLZ</sub>		1.7	3.1	5.6	1.7	5.6	

# **Extended AC Electrical Characteristics**

SOIC package.

		-40°C to +85°C, $V_{CC} = 4.5$ V to 5.5V, $C_L = 50$ pF, 8 Outputs Switching <sup>(7)</sup>		T <sub>A</sub> = -40°C to +85°C, V <sub>CC</sub> = 4.5V to 5.5V, C <sub>L</sub> = 250pF, 1 Output Switching <sup>(8)</sup>		$T_{A} = -40^{\circ}\text{C to +85°C},$ $V_{CC} = 4.5\text{V to 5.5V},$ $C_{L} = 250\text{pF},$ $8 \text{ Outputs}$ $\text{Switching}^{(9)}$			
Symbol	Parameter	Min.	Тур.	Max.	Min.	Max.	Mi.n	Max.	Units
f <sub>TOGGLE</sub>	Max Toggle Frequency		100						MHz
t <sub>PLH</sub>	Propagation Delay,	1.5		5.0	1.5	6.0	2.5	8.5	ns
t <sub>PHL</sub>	Data to Outputs	1.5		5.0	1.5	6.0	2.5	8.5	
t <sub>PZH</sub>	Output Enable Time	1.5		6.5	2.5	7.5	2.5	9.5	ns
t <sub>PZL</sub>		1.5		6.5	2.5	7.5	2.5	10.5	
t <sub>PHZ</sub>	Output Disable	1.0		6.1	(1	0)			ns
t <sub>PLZ</sub>	Time	1.0		5.6					

#### Notes:

- 7. This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.).
- 8. This specification is guaranteed but not tested. The limits represent propagation delay with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load. This specification pertains to single output switching only.
- 9. This specification is guaranteed but not tested. The limits represent propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.) with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load.
- 10. The 3-STATE delays are dominated by the RC network (500 $\Omega$ , 250pF) on the output and have been excluded from the datasheet.

# Skew

SOIC package.

		$T_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C},$ $V_{CC} = 4.5\text{V to } 5.5\text{V},$ $C_{L} = 50\text{pF},$ $8 \text{ Outputs}$ $\text{Switching}^{(11)}$	$T_A = -40$ °C to +85°C, $V_{CC} = 4.5$ V to 5.5V, $C_L = 250$ pF, 8 Outputs Switching <sup>(12)</sup>	
Symbol	Parameter	Max.	Max.	Units
t <sub>OSHL</sub> <sup>(13)</sup>	Pin to Pin Skew, HL Transitions	1.3	2.3	ns
t <sub>OSLH</sub> <sup>(13)</sup>	Pin to Pin Skew, LH Transitions	1.0	1.8	ns
t <sub>PS</sub> <sup>(14)</sup>	Duty Cycle, LH/HL Skew	2.0	3.5	ns
t <sub>OST</sub> <sup>(13)</sup>	Pin to Pin Skew, LH/HL Transitions	2.0	3.5	ns
t <sub>PV</sub> <sup>(15)</sup>	Device to Device Skew, LH/HL Transitions	2.0	3.5	ns

#### Notes:

- 11. This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase (i.e., all LOW-to-HIGH, HIGH-to-LOW, etc.)
- 12. These specifications guaranteed but not tested. The limits represent propagation delays with 250pF load capacitors in place of the 50pF load capacitors in the standard AC load.
- 13. Skew is defined as the absolute value of the difference between the actual propagation delays for any two separate outputs of the same device. The specification applies to any outputs switching HIGH-to-LOW (t<sub>OSHL</sub>), LOW-to-HIGH (t<sub>OSLH</sub>), or any combination switching LOW-to-HIGH and/or HIGH-to-LOW (t<sub>OST</sub>). The specification is guaranteed but not tested.
- 14. This describes the difference between the delay of the LOW-to-HIGH and the HIGH-to-LOW transition on the same pin. It is measured across all the outputs (drivers) on the same chip, the worst (largest delta) number is the guaranteed specification. This specification is guaranteed but not tested.
- 15. Propagation delay variation for a given set of conditions (i.e., temperature and  $V_{CC}$ ) from device to device. This specification is guaranteed but not tested.


# Capacitance


Symbol	Parameter	Conditions T <sub>A</sub> = 25°C	Тур.	Units
C <sub>IN</sub>	Input Capacitance	$V_{CC} = 0.0V$	5.0	pF
C <sub>OUT</sub> <sup>(16)</sup>	Output Capacitance	V <sub>CC</sub> = 5.0V	9.0	pF

#### Note:

16.  $C_{OUT}$  is measured at frequency of f = 1 MHz, per MIL-STD-883, Method 3012.

# **AC** Loading





\*Includes jig and probe capacitance

pe capacitance Figure 2. Test Input Signal Levels

Figure 1. S	Standard AC	Test Load
-------------	-------------	-----------

Amplitude	Rep. Rate	t <sub>W</sub>	t <sub>r</sub>	t <sub>f</sub>
3.0V	1 MHz	500 ns	2.5 ns	2.5 ns

Figure 3. Test Input Signal Requirements

# **AC Waveforms**




Figure 4. Propagation Delay Waveforms for Inverting and Non-Inverting Functions




Figure 5. Propagation Delay, Pulse Width Waveforms




Figure 6. 3-STATE Output HIGH and LOW Enable and Disable Time






Figure 7. Setup Time, Hold Time and Recovery Time Waveforms

# **Physical Dimensions**

Dimensions are in inches (millimeters) unless otherwise noted.










Figure 8. 20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide Package Number M20B


# Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





#### LAND PATTERN RECOMMENDATION






# DIMENSIONS ARE IN MILLIMETERS

# NOTES:

- A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998.
  B. DIMENSIONS ARE IN MILLIMETERS.
  C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.





# M20DREVC

Figure 9. 20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M20D


# Physical Dimensions (Continued)


Dimensions are in millimeters unless otherwise noted.





LAND PATTERN RECOMMENDATIONS






# DIMENSIONS ARE IN MILLIMETERS

#### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MO-150, VARIATION AE, DATE 1/94.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ASME Y14.5M 1994.





# MSA20REVB


Figure 10. 20-Lead Shrink Small Outline Package (SSOP), JEDEC MO-150, 5.3mm Wide Package Number MSA20

# Physical Dimensions (Continued)

Dimensions are in millimeters unless otherwise noted.







### NOTES:

- A. CONFORMS TO JEDEC REGISTRATION MD-153, VARIATION AC, REF NOTE 6, DATE 7/93.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLDS FLASH, AND TIE BAR EXTRUSIONS.
- D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

# 0.09-0.20° R0.09min GAGE PLANE

SEE DETAIL A

DETAIL A

R0.09min

-0.6±0.1

# MTC20REVD1

Figure 11. 20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide Package Number MTC20





#### **TRADEMARKS**

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® TinyLogic<sup>®</sup> HiSeC™ Programmable Active Droop™ Across the board. Around the world.™ QFĔT<sup>®</sup> TINYOPTO™ i-l o™ ActiveArray™ ImpliedDisconnect™  $\mathsf{Q}\mathsf{S}^{\scriptscriptstyle\mathsf{TM}}$ TinyPower™ TinyWire™ Bottomless™ IntelliMAX™ QT Optoelectronics™ Build it Now™ Quiet Series™ TruTranslation™ ISOPLANAR™ μSerDes™ CoolFET™ MICROCOUPLER™ RapidConfigure™ CROSSVOLT™ RapidConnect™ UHC<sup>®</sup> MicroPak™ CTL™ UniFET™ MICROWIRE™ ScalarPump™ Current Transfer Logic™ VCX™ SMART START™  $MSX^{\text{TM}}$ DOME™ MSXPro™ SPM® Wire™

E<sup>2</sup>CMOS™  $\mathsf{STEALTH}^{\mathsf{TM}}$  $OCX^{TM}$ EcoSPARK® SuperFET™ OCXPro™ EnSigna™ OPTOLOGIC® SuperSOT™-3 FACT Quiet Series™ **OPTOPLANAR®** SuperSOT™-6 FACT<sup>®</sup> SuperSOT™-8 PACMAN™  $\mathsf{FAST}^{^{\circledR}}$ SyncFET™ РОР™ FASTr™  $\mathsf{TCM}^\mathsf{TM}$ Power220®

FPS™ Power247® The Power Franchise®

FRFET® PowerEdge™

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

# **PRODUCT STATUS DEFINITIONS**

# **Definition of Terms**

Datasheet Identification	Product Status	Definition		
Advance Information Formative or In Design		This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.		
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
No Identification Needed Full Production		This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.		
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild Semiconductor. The datasheet is printed for reference information only.		

Rev. I24