

November 2011 UniFET<sup>M</sup>

# FDP12N50F / FDPF12N50FT N-Channel MOSFET

**500V**, **11.5A**, **0.7**Ω

#### **Features**

- $R_{DS(on)} = 0.59\Omega$  ( Typ.)@  $V_{GS} = 10V$ ,  $I_D = 6A$
- Low gate charge (Typ. 21nC)
- Low C<sub>rss</sub> (Typ. 11pF)
- · Fast switching
- · 100% avalanche tested
- · Improve dv/dt capability
- · RoHS compliant




#### Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advance technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficient switching mode power supplies and active power factor correction.







# **MOSFET Maximum Ratings** $T_C = 25^{\circ}C$ unless otherwise noted

Symbol		Parameter		FDP12N50F	FDPF12N50FT	Units
$V_{DSS}$	Drain to Source Voltage			500		V
$V_{GSS}$	Gate to Source Voltage			±30		V
	Drain Current	-Continuous (T <sub>C</sub> = 25°C)		11.5	11.5*	Α
ID	Diamounem	-Continuous (T <sub>C</sub> = 100°C)		6.9	6.9*	A
I <sub>DM</sub>	Drain Current - Pulsed		(Note 1)	46	46*	Α
E <sub>AS</sub>	Single Pulsed Avalanche Energy		(Note 2)	456		mJ
I <sub>AR</sub>	Avalanche Current		(Note 1)	11.5		Α
E <sub>AR</sub>	Repetitive Avalanche Energy		(Note 1)	16.5		mJ
dv/dt	Peak Diode Recovery dv/dt		(Note 3)	20		V/ns
Б	Dower Discipation	(T <sub>C</sub> = 25°C)		165	42	W
$P_{D}$	Power Dissipation  - Derate above 25°C			1.33	0.33	W/°C
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Temperature Range		-55 t	o +150	°С	
TL	Maximum Lead Temperature for Soldering Purpose, 1/8" from Case for 5 Seconds			3	300	°C

<sup>\*</sup>Drain current limited by maximum junction temperature

#### **Thermal Characteristics**

Symbol	Parameter	FDP12N50F	FDPF12N50FT	Units
$R_{\theta JC}$	Thermal Resistance, Junction to Case	0.75	3.0	
$R_{\theta CS}$	Thermal Resistance, Case to Sink Typ.	0.5	-	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	62.5	62.5	

# Package Marking and Ordering Information T<sub>C</sub> = 25°C unless otherwise noted

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDP12N50F	FDP12N50F	TO-220	-	-	50
FDPF12N50FT	FDPF12N50FT	TO-220F	-	-	50

#### **Electrical Characteristics**

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Off Charac	cteristics					
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250 \mu A$ , $V_{GS} = 0V$ , $T_J = 25^{\circ}C$	500	-	-	V
ΔBV <sub>DSS</sub> / ΔΤ <sub>J</sub>	Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 250μA, Referenced to 25°C	-	0.5	-	V/°C
1	Zero Gate Voltage Drain Current	$V_{DS} = 500V, V_{GS} = 0V$	-	-	10	μА
IDSS	Zero Gate voltage Drain Current	$V_{DS} = 400V, T_{C} = 125^{\circ}C$	-	-	100	μΑ
$I_{GSS}$	Gate to Body Leakage Current	$V_{GS} = \pm 30V, V_{DS} = 0V$	-	-	±100	nA

#### On Characteristics

$V_{GS(th)}$	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_{D} = 250 \mu A$	3.0	-	5.0	V
R <sub>DS(on)</sub>	Static Drain to Source On Resistance	$V_{GS} = 10V, I_D = 6A$	-	0.59	0.7	Ω
9 <sub>FS</sub>	Forward Transconductance	$V_{DS} = 40V, I_D = 6A$ (Note 4)	-	12	-	S

#### **Dynamic Characteristics**

C <sub>iss</sub>	Input Capacitance	V 05V V 0V	-	1050	1395	pF
Coss	Output Capacitance	$V_{DS} = 25V, V_{GS} = 0V$ f = 1MHz		135	180	pF
C <sub>rss</sub>	Reverse Transfer Capacitance			11	17	pF
Q <sub>g(tot)</sub>	Total Gate Charge at 10V		-	21	30	nC
$Q_{gs}$	Gate to Source Gate Charge	$V_{DS} = 400V, I_{D} = 11.5A$	-	6	-	nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	$V_{GS} = 10V$ (Note 4, 5)	-	9	-	nC

### **Switching Characteristics**

$t_{d(on)}$	Turn-On Delay Time		-	21	50	ns
t <sub>r</sub>	Turn-On Rise Time	V <sub>DD</sub> = 250V, I <sub>D</sub> = 11.5A	-	45	100	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$R_G = 25\Omega$	-	50	110	ns
t <sub>f</sub>	Turn-Off Fall Time	(Note 4, 5)	-	35	80	ns

#### **Drain-Source Diode Characteristics**

Is	Maximum Continuous Drain to Source Diode Forward Current			-	11.5	Α
I <sub>SM</sub>	Maximum Pulsed Drain to Source Diode Forward Current			-	46	Α
$V_{SD}$	Drain to Source Diode Forward Voltage	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 11.5A	-	-	1.5	V
t <sub>rr</sub>	Reverse Recovery Time	V <sub>GS</sub> = 0V, I <sub>SD</sub> = 11.5A	-	134	-	ns
Q <sub>rr</sub>	Reverse Recovery Charge	$dI_F/dt = 100A/\mu s$ (No	te 4)	0.37	-	μС

- Notes:

  1. Repetitive Rating: Pulse width limited by maximum junction temperature
- 2. L = 6.9mH, I $_{AS}$  = 11.5A, V $_{DD}$  = 50V, R $_{G}$  = 25 $\Omega$ , Starting T $_{J}$  = 25 $^{\circ}$ C
- 3.  $I_{SD} \le 11.5 A$ , di/dt  $\le 200 A/\mu s$ ,  $V_{DD} \le BV_{DSS}$ , Starting  $T_J$  = 25°C
- 4. Pulse Test: Pulse width  $\leq 300 \mu s, \, Duty \; Cycle \leq 2\%$
- 5. Essentially Independent of Operating Temperature Typical Characteristics

#### **Typical Performance Characteristics**

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs.

Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature





Figure 6. Gate Charge Characteristics



#### Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area - FDPF12N50FT




Figure 8. Maximum Safe Operating Area - FDP12N50F




Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve - FDP12N50F




## **Typical Performance Characteristics** (Continued)


Figure 12. Transient Thermal Response Curve - FDPF12N50FT




#### **Gate Charge Test Circuit & Waveform**




#### **Resistive Switching Test Circuit & Waveforms**





#### **Unclamped Inductive Switching Test Circuit & Waveforms**







#### Peak Diode Recovery dv/dt Test Circuit & Waveforms








Body Diode Reverse Current



### **Mechanical Dimensions**


FDP12N50F / FDPF12N50FT Rev. C1


# TO-220



#### **Mechanical Dimensions**

# TO-220F Potted





\* Front/Back Side Isolation Voltage : AC 2500V

Dimensions in Millimeters





#### **TRADEMARKS**

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx® Build it Now™ CorePLUS™ CROSSVOLT™ CROSSVOLT™ CUTrent Transfer Logic™ EcoSPARK® EZSWITCH™*  Fairchild® Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST® FastvCore™ FlashWriter®*	FPS™ FRFET® Global Power Resource®M Green FPS™ Green FPS™ e-Series™ GTO™ i-Lo™ IntelliMAX™ ISOPLANAR™ MegaBuck™ MICROCOUPLER™ MicroFET™ MicroPak™ MillerDrive™ Motion-SPM™ OPTOLOGIC® OPTOPLANAR®	PDP-SPM™ Power220® Power247® POWEREDGE® Power-SPM™ PowerTrench® Programmable Active Droop™ QFET® QS™ QT Optoelectronics™ Quiet Series™ RapidConfigure™ SMART START™ SPM® STEALTH™ SuperFET™ SuperSOT™-3 SuperSOT™-6 SuperSOT™-8	SyncFettm  System ® The Power Franchise  P Wer franchise TinyBoostm TinyBoostm TinyLogic® TINYOPTOTM TinyPowerTM TinyPWMTM TinyWireTM µSerDesTM UHC® Ultra FRFETTM UniFettm VCXTM
---	---	---	---

<sup>\*</sup> EZSWITCH™ and FlashWriter® are trademarks of System General Corporation, used under license by Fairchild Semiconductor.

#### **DISCLAIMER**

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS. SPECIFICALLY THE WARRANTY THEREIN. WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which,

   (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I32