**July 2007** 



# **FDMS9620S**

# Dual N-Channel PowerTrench<sup>®</sup> MOSFET Q1: 30V, 16A, 21.5m $\Omega$ Q2: 30V, 18A, 13m $\Omega$

### **Features**

Q1: N-Channel

- Max  $r_{DS(on)} = 21.5m\Omega$  at  $V_{GS} = 10V$ ,  $I_D = 7.5A$
- Max  $r_{DS(on)} = 29.5 \text{m}\Omega$  at  $V_{GS} = 4.5 \text{V}$ ,  $I_D = 6.5 \text{A}$

Q2: N-Channel

- Max  $r_{DS(on)} = 13m\Omega$  at  $V_{GS} = 10V$ ,  $I_D = 10A$
- Max  $r_{DS(on)} = 17m\Omega$  at  $V_{GS} = 4.5V$ ,  $I_D = 8.5A$
- Low Qg high side MOSFET
- Low r<sub>DS(on)</sub> low side MOSFET
- Thermally efficient dual Power 56 package
- Pinout optimized for simple PCB design
- RoHS Compliant




# **General Description**

This device includes two specialized MOSFETs in a unique dual Power 56 package. It is designed to provide an optimal Synchronous Buck power stage in terms of efficiency and PCB utilization. The low switching loss "High Side" MOSFET is complemented by a Low Conduction Loss "Low Side" SyncFET.


# **Applications**

Synchronous Buck Converter for:

- Notebook System Power
- General Purpose Point of Load







# MOSFET Maximum Ratings T<sub>A</sub> = 25℃ unless otherwise noted

Symbol	Parameter		Q1	Q2	Units	
V <sub>DS</sub>	Drain to Source Voltage				30	V
$V_{GS}$	Gate to Source Voltage				±20	V
I <sub>D</sub>	Drain Current -Continuous (Package limit	ted) T <sub>C</sub> = 25℃		16	18	
	-Continuous (Silicon limited		21	44	1	
	-Continuous	T <sub>A</sub> = 25℃	(Note 1a)	7.5	10	A
	-Pulsed			60	60	
D	Power Dissipation for Single Operation $T_A = 25^{\circ}$ (Note 1a)		2.	2.5		
$P_{D}$	T <sub>A</sub> = 25℃ (Note 1b			1		W
T <sub>J</sub> , T <sub>STG</sub>	Operating and Storage Junction Temperature Range			-55 to	-55 to +150	

# **Thermal Characteristics**

$R_{\theta JC}$	Thermal Resistance, Junction to Case			3.1	
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a) 50				€\M
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient	(Note 1b)	lb) 120		

## **Package Marking and Ordering Information**

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS9620S	FDMS9620S	Power 56	13"	12mm	3000 units

# **Electrical Characteristics** $T_J = 25\%$ unless otherwise noted

Symbol	Parameter	Test Conditions	Type	Min	Тур	Max	Units
Off Chara	ecteristics						
BV <sub>DSS</sub>	Drain to Source Breakdown Voltage	$I_D = 250\mu A, V_{GS} = 0V$ $I_D = 1mA, V_{GS} = 0V$	Q1 Q2	30 30			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	$I_D$ = 250μA, referenced to 25°C $I_D$ = 1mA, referenced to 25°C	Q1 Q2		23 23		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 24V, V <sub>GS</sub> = 0V	Q1 Q2			1 500	μА
I <sub>GSS</sub>	Gate to Source Leakage Current	V <sub>GS</sub> = ±20V, V <sub>DS</sub> = 0V	Q1 Q2			±100 ±100	nA
On Chara	ncteristics						
V <sub>GS(th)</sub>	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250 \mu A$ $V_{GS} = V_{DS}, I_D = 1 m A$	Q1 Q2	1 1	1.6 1.6	3 3	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\mu\text{A}$ , referenced to $25\text{°C}$ $I_D = 1\text{mA}$ , referenced to $25\text{°C}$	Q1 Q2		-4 -4		mV/℃
「DS(on)	Drain to Source On Resistance	$V_{GS} = 10V, I_D = 7.5A$ $V_{GS} = 4.5V, I_D = 6.5A$ $V_{GS} = 10V, I_D = 7.5A, T_J = 125$ °C	Q1		18 23 25	21.5 29.5 32	mΩ
		$V_{GS} = 10V, \ I_D = 10A$ $V_{GS} = 4.5V, \ I_D = 8.5A$ $V_{GS} = 10V, \ I_D = 10A, \ T_J = 125^{\circ}C$	Q2		9 13 14	13 17 22	1115.2
9 <sub>FS</sub>	Forward Transconductance	$V_{DD} = 10V, I_D = 7.5A$ $V_{DD} = 10V, I_D = 10A$	Q1 Q2		25 27		S
Dynamic	Characteristics						
C <sub>iss</sub>	Input Capacitance		Q1 Q2		500 700	665 935	pF
C <sub>oss</sub>	Output Capacitance	V <sub>DS</sub> = 15V, V <sub>GS</sub> = 0V, f = 1MHZ	Q1 Q2		100 500	135 665	pF
C <sub>rss</sub>	Reverse Transfer Capacitance		Q1 Q2		65 100	100 150	pF
R <sub>g</sub>	Gate Resistance	f = 1MHz	Q1 Q2		0.9 1.8		Ω
Switching	g Characteristics						
t <sub>d(on)</sub>	Turn-On Delay Time		Q1 Q2		11 15	20 27	ns
+	Pico Timo		Q1		7	14	nc

	,					
t <sub>d(on)</sub>	Turn-On Delay Time		Q1 Q2	11 15	20 27	ns
t <sub>r</sub>	Rise Time	V 45V L 4A	Q1 Q2	7 13	14 24	ns
t <sub>d(off)</sub>	Turn-Off Delay Time	$V_{DD} = 15V, I_D = 1A,$ $V_{GS} = 10V, R_{GEN} = 6\Omega$	Q1 Q2	23 27	37 44	ns
t <sub>f</sub>	Fall Time			2.3 7	10 14	ns
Qg	Total Gate Charge	Q1 V <sub>DD</sub> = 15V, V <sub>GS</sub> = 10V ,I <sub>D</sub> = 7.5A	Q1 Q2	10 18	14 25	nC
Q <sub>gs</sub>	Gate to Source Gate Charge	Q2	Q1 Q2	1.7 2.8		nC
Q <sub>gd</sub>	Gate to Drain "Miller" Charge	$V_{DD} = 15V, V_{GS} = 10V, I_D = 10A$	Q1 Q2	2.0 3.6		nC

# **Electrical Characteristics** $T_J = 25\%$ unless otherwise noted

Parameter

Drain-S	Drain-Source Diode Characteristics							
I <sub>S</sub>	Maximum Continuous Drain-Source Dio	de Forward Current		Q1 Q2			2.1 3.5	Α
V <sub>SD</sub>	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_S = 2.1A$ $V_{GS} = 0V, I_S = 3.5A$	(Note 2) (Note 2)	Q1 Q2		0.7 0.5	1.2 1.0	V
t <sub>rr</sub>	Reverse Recovery Time	Q1 I <sub>F</sub> = 7.5A, di/dt = 100A/μs		Q1 Q2		13 14		ns
Q <sub>rr</sub>	Reverse Recovery Charge	$Q2$ $I_F = 10A$ , $di/dt = 300A/\mu s$		Q1 Q2		4 9		nC


**Test Conditions** 

Symbol

Notes:
 1: R<sub>0JA</sub> is determined with the device mounted on a 1in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R<sub>0JC</sub> is guaranteed by design while R<sub>0CA</sub> is determined by the user's board design.



a.50℃/W when mounted on a 1 in² pad of 2 oz copper



b. 120°C/W when mounted on a minimum pad of 2 oz copper

Min

Type

Тур

Max

Units

2: Pulse Test: Pulse Width <  $300\mu$ s, Duty cycle < 2.0%.

# Typical Characteristics (Q1 N-Channel)T<sub>J</sub> = 25℃ unless otherwise noted




Figure 1. On Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# Typical Characteristics (Q1 N-Channel)T<sub>J</sub> = 25℃ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Forward Bias Safe Operating Area




Figure 10. Single Pulse Maximum Power Dissipation




Figure 11. Transient Thermal Response Curve

# **Typical Characteristics (Q2 SyncFET)**




Figure 12. On-Region Characteristics




Figure 14. Normalized On-Resistance vs Junction Temperature




Figure 16. Transfer Characteristics




Figure 13. Normalized on-Resistance vs Drain Current and Gate Voltage




Figure 15. On-Resistance vs Gate to Source Voltage




Figure 17. Source to Drain Diode Forward Voltage vs Source Current

# **Typical Characteristics**




Figure 18. Gate Charge Characteristics







Figure 19. Capacitance vs Drain to Source Voltage

# **Dimensional Outline and Pad Layout**







RECOMMENDED LAND PATTERN

#### NOTES:

- A DOES NOT FULLY CONFORM TO JEDEC REGISTRATION, MO-229. DATED 11/2001.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCES PER ASME Y14.5M, 1994

MLP08XrevA





#### **TRADEMARKS**

The following are registered and unregistered trademarks and service marks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx<sup>®</sup>
Build it Now<sup>™</sup>
CorePLUS<sup>™</sup>
CROSSVOLT<sup>™</sup>
CTL<sup>™</sup>

Current Transfer Logic™ EcoSPARK®

Fairchild<sup>®</sup>
Fairchild Semiconductor<sup>®</sup>
FACT Quiet Series™

FACT Quiet Series<sup>TM</sup>
FACT<sup>®</sup>
FAST<sup>®</sup>
FastvCore<sup>TM</sup>

FRFET®
Global Power Resource<sup>SM</sup>

Green FPS™ Green FPS™ e-Series™ GTO™ i-Lo™ IntelliMAX™

ISOPLANAR™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
Motion-SPM™
OPTOLOGIC®

OPTOPLANAR®

PDP-SPM™ Power220® Power247<sup>®</sup>
POWEREDGE<sup>®</sup>
Power-SPM<sup>™</sup>
PowerTrench<sup>®</sup>

Programmable Active Droop™ QFET®

QT Optoelectronics™
Quiet Series™
RapidConfigure™
SMART START™
SDM®

 $OS^{TM}$ 

SPM<sup>®</sup>
STEALTH™
SuperFET™
SuperSOT™-3
SuperSOT™-6

SuperSOT™-8 SvncFET™

The Power Franchise®

TinyBoost<sup>TM</sup>
TinyBuck<sup>TM</sup>
TinyLogic<sup>®</sup>
TINYOPTO<sup>TM</sup>
TinyPower<sup>TM</sup>
TinyPWM<sup>TM</sup>
TinyWire<sup>TM</sup>
µSerDes<sup>TM</sup>
UHC<sup>®</sup>
UniFET<sup>TM</sup>
VCX<sup>TM</sup>

### **DISCLAIMER**

FPS™

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

### PRODUCT STATUS DEFINITIONS

#### **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.