

# FDMS86520

## N-Channel PowerTrench® MOSFET 60 V, 42 A, 7.4 mΩ

### Features

- Max  $r_{DS(on)}$  = 7.4 mΩ at  $V_{GS} = 10$  V,  $I_D = 14$  A
- Max  $r_{DS(on)}$  = 10.3 mΩ at  $V_{GS} = 8$  V,  $I_D = 12.5$  A
- Advanced Package and Silicon combination for low  $r_{DS(on)}$  and high efficiency
- Next generation enhanced body diode technology, engineered for soft recovery
- MSL1 robust package design
- 100% UIL tested
- RoHS Compliant




### General Description


This N-Channel MOSFET has been designed specifically to improve the overall efficiency and to minimize switch node ringing of DC/DC converters using either synchronous or conventional switching PWM controllers. It has been optimized for low gate charge, low  $r_{DS(on)}$ , fast switching speed and body diode reverse recovery performance.

### Applications

- Primary DC-DC Switch
- Motor Bridge Switch
- Synchronous Rectifier



Power 56



### MOSFET Maximum Ratings $T_A = 25^\circ\text{C}$ unless otherwise noted

Symbol	Parameter	Ratings	Units
$V_{DS}$	Drain to Source Voltage	60	V
$V_{GS}$	Gate to Source Voltage	$\pm 20$	V
$I_D$	Drain Current -Continuous (Package limited) $T_C = 25^\circ\text{C}$	42	A
	-Continuous (Silicon limited) $T_C = 25^\circ\text{C}$	74	
	-Continuous $T_A = 25^\circ\text{C}$ (Note 1a)	14	
	-Pulsed	80	
$E_{AS}$	Single Pulse Avalanche Energy (Note 3)	86	mJ
$P_D$	Power Dissipation $T_C = 25^\circ\text{C}$	69	W
	Power Dissipation $T_A = 25^\circ\text{C}$ (Note 1a)	2.5	
$T_J, T_{STG}$	Operating and Storage Junction Temperature Range	-55 to +150	$^\circ\text{C}$

### Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	1.8	$^\circ\text{C/W}$
$R_{\theta JA}$	Thermal Resistance, Junction to Ambient (Note 1a)	50	

### Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMS86520	FDMS86520	Power 56	13 "	12 mm	3000 units

**Electrical Characteristics**  $T_J = 25\text{ }^{\circ}\text{C}$  unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Typ	Max	Units
--------	-----------	-----------------	-----	-----	-----	-------

**Off Characteristics**

$BV_{DSS}$	Drain to Source Breakdown Voltage	$I_D = 250\text{ }\mu\text{A}$ , $V_{GS} = 0\text{ V}$	60			V
$\frac{\Delta BV_{DSS}}{\Delta T_J}$	Breakdown Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$ , referenced to $25\text{ }^{\circ}\text{C}$		30		mV/ $^{\circ}\text{C}$
$I_{DSS}$	Zero Gate Voltage Drain Current	$V_{DS} = 48\text{ V}$ , $V_{GS} = 0\text{ V}$			1	$\mu\text{A}$
$I_{GSS}$	Gate to Source Leakage Current	$V_{GS} = \pm 20\text{ V}$ , $V_{DS} = 0\text{ V}$			$\pm 100$	nA

**On Characteristics**

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}$ , $I_D = 250\text{ }\mu\text{A}$	2.5	3.6	4.5	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	$I_D = 250\text{ }\mu\text{A}$ , referenced to $25\text{ }^{\circ}\text{C}$		-11		mV/ $^{\circ}\text{C}$
$r_{DS(on)}$	Static Drain to Source On Resistance	$V_{GS} = 10\text{ V}$ , $I_D = 14\text{ A}$		6.0	7.4	m $\Omega$
		$V_{GS} = 8\text{ V}$ , $I_D = 12.5\text{ A}$		7.3	10.3	
		$V_{GS} = 10\text{ V}$ , $I_D = 14\text{ A}$ , $T_J = 125\text{ }^{\circ}\text{C}$		9	11	
$g_{FS}$	Forward Transconductance	$V_{DS} = 10\text{ V}$ , $I_D = 14\text{ A}$		49		S

**Dynamic Characteristics**

$C_{iss}$	Input Capacitance	$V_{DS} = 30\text{ V}$ , $V_{GS} = 0\text{ V}$ , $f = 1\text{ MHz}$		2140	2850	pF
$C_{oss}$	Output Capacitance			624	830	pF
$C_{rss}$	Reverse Transfer Capacitance			24	40	pF
$R_g$	Gate Resistance			0.7		$\Omega$

**Switching Characteristics**


$t_{d(on)}$	Turn-On Delay Time	$V_{DD} = 30\text{ V}$ , $I_D = 14\text{ A}$ , $V_{GS} = 10\text{ V}$ , $R_{GEN} = 6\text{ }\Omega$		17	31	ns
$t_r$	Rise Time			6.7	14	ns
$t_{d(off)}$	Turn-Off Delay Time			20	32	ns
$t_f$	Fall Time			4	10	ns
$Q_g$	Total Gate Charge	$V_{GS} = 0\text{ V to } 10\text{ V}$	$V_{DD} = 30\text{ V}$ , $I_D = 14\text{ A}$	28	40	nC
$Q_g$	Total Gate Charge	$V_{GS} = 0\text{ V to } 8\text{ V}$		23	33	nC
$Q_{gs}$	Gate to Source Charge			10.9		nC
$Q_{gd}$	Gate to Drain "Miller" Charge			5.6		nC

**Drain-Source Diode Characteristics**


$V_{SD}$	Source to Drain Diode Forward Voltage	$V_{GS} = 0\text{ V}$ , $I_S = 2.1\text{ A}$ (Note 2)		0.74	1.2	V
		$V_{GS} = 0\text{ V}$ , $I_S = 14\text{ A}$ (Note 2)		0.83	1.3	
$t_{rr}$	Reverse Recovery Time	$I_F = 14\text{ A}$ , $di/dt = 100\text{ A}/\mu\text{s}$		37	60	ns
$Q_{rr}$	Reverse Recovery Charge			21	35	nC
$t_{rr}$	Reverse Recovery Time	$I_F = 14\text{ A}$ , $di/dt = 300\text{ A}/\mu\text{s}$		31	49	ns
$Q_{rr}$	Reverse Recovery Charge			40	64	nC

**Notes:**

1.  $R_{\theta JA}$  is determined with the device mounted on a 1 in<sup>2</sup> pad 2 oz copper pad on a 1.5 x 1.5 in. board of FR-4 material.  $R_{\theta JC}$  is guaranteed by design while  $R_{\theta CA}$  is determined by the user's board design.



a) 50  $^{\circ}\text{C}/\text{W}$  when mounted on a 1 in<sup>2</sup> pad of 2 oz copper



b) 125  $^{\circ}\text{C}/\text{W}$  when mounted on a minimum pad of 2 oz copper.

2. Pulse Test: Pulse Width < 300  $\mu\text{s}$ , Duty cycle < 2.0%.

3.  $E_{AS}$  of 86 mJ is based on starting  $T_J = 25\text{ }^{\circ}\text{C}$ ,  $L = 0.3\text{ mH}$ ,  $I_{AS} = 24\text{ A}$ ,  $V_{DD} = 54\text{ V}$ ,  $V_{GS} = 10\text{ V}$ .

# Typical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 1. On-Region Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 5. Transfer Characteristics




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

# Typical Characteristics $T_J = 25^\circ\text{C}$ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Maximum Continuous Drain Current vs Case Temperature




Figure 11. Forward Bias Safe Operating Area









Figure 12. Single Pulse Maximum Power Dissipation

# Typical Characteristics $T_J = 25\text{ }^{\circ}\text{C}$ unless otherwise noted



# Dimensional Outline and Pad Layout



NOTES: UNLESS OTHERWISE SPECIFIED

- A) PACKAGE STANDARD REFERENCE: JEDEC MO-240, ISSUE A, VAR. AA, DATED OCTOBER 2002.
- B) ALL DIMENSIONS ARE IN MILLIMETERS.
- C) DIMENSIONS DO NOT INCLUDE BURRS OR MOLD FLASH. MOLD FLASH OR BURRS DOES NOT EXCEED 0.10MM.
- D) DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994.
- E) DRAWING FILE NAME: PQFN08AREV4

