

January 2007

FDMC2674

N-Channel UltraFET Trench MOSFET

220V, **7.0A**, **366m**Ω

Features

- Max $r_{DS(on)} = 366m\Omega$ at $V_{GS} = 10V$, $I_D = 1.0A$
- Typ $Q_q = 12.7$ nC at $V_{GS} = 10$ V
- Low Miller charge
- Low Q_{rr} Body Diode
- Optimized efficiency at high frequencies
- UIS Capability (Single Pulse and Repetitive Pulse)
- RoHS Compliant



General Description

UltraFET device combines characteristics that enable benchmark efficiency in power conversion applications. Optimized for $r_{DS(on)}$, low ESR, low total and Miller gate charge, these devices are ideal for high frequency DC to DC converters.

Application

- DC/DC converters and Off-Line UPS
- Distributed Power Architectures

Power 33

MOSFET Maximum Ratings T_A = 25℃ unless otherwise noted

Symbol	Parameter	Parameter				
V _{DS}	Drain to Source Voltage			220	V	
V_{GS}	Gate to Source Voltage			±20	V	
	Drain Current -Continuous (Silicon limited)	T _C = 25℃		7.0		
I_D	-Continuous	T _A = 25℃	(Note 1b)	1.0	Α	
	-Pulsed			13.8		
В	Power Dissipation	T _C = 25℃		42	W	
P_{D}	Power Dissipation	T _A = 25℃	(Note 1a)	2.1	VV	
T _J , T _{STG}	Operating and Storage Junction Temperature Range			-55 to +150	°C	

Thermal Characteristics

$R_{\theta JC}$	Thermal Resistance, Junction to Case	(Note 1)	3.0	∞ \\\\
R _{0.1A}	Thermal Resistance, Junction to Ambient	(Note 1a)	60	€/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FDMC2674	FDMC2674	Power 33	7"	8mm	3000 units

Electrical Characteristics $T_J = 25$ $^{\circ}$ C unless otherwise noted

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Characteristics						
BV_{DSS}	Drain to Source Breakdown Voltage	$I_D = 250 \mu A, V_{GS} = 0 V$	220			V
$\frac{\Delta BV_{DSS}}{\Delta T_{J}}$	Breakdown Voltage Temperature Coefficient	I _D = 250μA, referenced to 25℃		248		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 176V, V _{GS} = 0V			1	μА
I _{GSS}	Gate to Source Leakage Current	$V_{GS} = \pm 20V, V_{DS} = 0V$			±100	nA

On Characteristics

$V_{GS(th)}$	Gate to Source Threshold Voltage	$V_{GS} = V_{DS}, I_D = 250\mu A$	2	3.4	4	V
$\frac{\Delta V_{GS(th)}}{\Delta T_J}$	Gate to Source Threshold Voltage Temperature Coefficient	I _D = 250μA, referenced to 25℃		-10.2		mV/℃
r	Static Drain to Source On Resistance	$V_{GS} = 10V, I_D = 1.0A$		305	366	mΩ
Static Drain to Source On Resistance	$V_{GS} = 10V$, $I_D = 1.0A$, $T_J = 150$ °C		678	814	11152	

Dynamic Characteristics

C _{iss}	Input Capacitance	100// 1/ 01/	880	1180	pF
C _{oss}	Output Capacitance	V _{DS} = 100V, V _{GS} = 0V, f = 1MHz	70	95	pF
C _{rss}	Reverse Transfer Capacitance	1 – 1101112	11	20	pF

Switching Characteristics

t _{d(on)}	Turn-On Delay Time	., ,,,,,	9	18	ns
t _r	Rise Time	$V_{DD} = 100V, I_{D} = 1.0A$ $V_{GS} = 10V, R_{GEN} = 2.4\Omega$	13	23	ns
t _{d(off)}	Turn-Off Delay Time	$V_{GS} = 10V, R_{GEN} = 2.402$	15	27	ns
t _f	Fall Time		21	34	ns
$Q_{g(TOT)}$	Total Gate Charge at 10V	$V_{GS} = 0V \text{ to } 10V$ $V_{DD} = 15V$	12.7	18	nC
Q_{gs}	Gate to Source Gate Charge	I _D = 1.0A	3.8		nC
Q _{qd}	Gate to Drain "Miller" Charge		2.9		nC

Drain-Source Diode Characteristics


V_{SD}	Source to Drain Diode Forward Voltage	$V_{GS} = 0V, I_{S} = 2.2A$ (Note 2)		0.8	1.5	V
t _{rr}	Reverse Recovery Time	I _F = 1.0A, di/dt = 100A/μs			60	ns
Q_{rr}	Reverse Recovery Charge				109	nC

Notes:

1: R_{BJA} is determined with the device mounted on a 1 in² oz copper pad on a 1.5 x 1.5 in. board of FR-4 material. R_{BJC} is guaranteed by design while R_{BJA} is determined by the user's board design.

(a)R_{BJA} = 60°C/M when mounted on a 1 in² pad of 2 oz copper, 1.5'x1.5'x0.062' thick PCB.

(b)R_{BJA} = 135°C/W when mounted on a minimum pad of 2 oz copper.



a. 60℃/W when mounted on a 1 in² pad of 2 oz copper



b. 135℃/W when mounted on a minimum pad of 2 oz copper

2: Pulse Test: Pulse Width < $300\mu s$, Duty cycle < 2.0%.

Typical Characteristics T_{.1} = 25℃ unless otherwise noted




Figure 1. On-Region Characteristics




Figure 3. Normalized On-Resistance vs Junction Temperature




Figure 5. Transfer Characteristics




Figure 2. Normalized On-Resistance vs Drain Current and Gate Voltage




Figure 4. On-Resistance vs Gate to Source Voltage




Figure 6. Source to Drain Diode Forward Voltage vs Source Current

Typical Characteristics T_J = 25℃ unless otherwise noted




Figure 7. Gate Charge Characteristics




Figure 8. Capacitance vs Drain to Source Voltage




Figure 9. Unclamped Inductive Switching Capability




Figure 10. Forward Bias Safe Operating Area




Figure 11. Single Pulse Maximum Power Dissipation

Typical Characteristics T_J = 25℃ unless otherwise noted





Figure 12. Transient Thermal Response Curve



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

			_	
ACEx™	FACT Quiet Series™	OCX™	SILENT SWITCHER®	UniFET™
ActiveArray™	GlobalOptoisolator™	OCXPro™	SMART START™	VCX™
Bottomless™	GTO™	OPTOLOGIC [®]	SPM™	Wire™
Build it Now™	HiSeC™	OPTOPLANAR™	Stealth™	
CoolFET™	I ² C™	PACMAN™	SuperFET™	
CROSSVOLT™	i-Lo™	РОР™	SuperSOT™-3	
DOME™	ImpliedDisconnect™	Power247™	SuperSOT™-6	
EcoSPARK™	IntelliMAX™	PowerEdge™	SuperSOT™-8	
E ² CMOS™	ISOPLANAR™	PowerSaver™	SyncFET™	
EnSigna™	LittleFET™	PowerTrench [®]	TCM™	
FACT [®]	MICROCOUPLER™	QFET [®]	TinyBoost™	
FAST [®]	MicroFET™	QS™	TinyBuck™	
FASTr™	MicroPak™	QT Optoelectronics™	TinyPWM™	
FPS™	MICROWIRE™	Quiet Series™	TinyPower™	
FRFET™	MSX™	RapidConfigure™	TinyLogic [®]	
	MSXPro™	RapidConnect™	TINYOPTO™	
Across the board. Aroun	d the world.™	µSerDes™	TruTranslation™	
The Power Franchise®		ScalarPump™	UHC [®]	

The Power Franchise®

Programmable Active Droop™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

LIFE SUPPORT POLICY
FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS **Definition of Terms**

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. 122