## FAIRCHILD

## 74LVX3245

## 8-Bit Dual Supply Translating Transceiver with 3-STATE Outputs

## General Description

The LVX3245 is a dual-supply, 8-bit translating transceiver that is designed to interface between a 3 V bus and a 5 V bus in a mixed $3 \mathrm{~V} / 5 \mathrm{~V}$ supply environment. The Transmit/ Receive ( $T / \bar{R}$ ) input determines the direction of data flow. Transmit (active-HIGH) enables data from A Ports to B Ports; Receive (active-LOW) enables data from B Ports to A Ports. The Output Enable input, when HIGH, disables both A and B Ports by placing them in a high impedance condition. The A Port interfaces with the 3V bus; the B Port interfaces with the 5 V bus.

The LVX3245 is suitable for mixed voltage applications such as notebook computers using 3.3 V CPU and 5 V peripheral components.

## Features

$\square$ Bidirectional interface between 3 V and 5 V buses
$\square$ Inputs compatible with TTL level

- 3V data flow at A Port and 5V data flow at B Port

■ Outputs source/sink 24 mA
■ Guaranteed simultaneous switching noise level and dynamic threshold performance

- Implements proprietary EMI reduction circuitry
- Functionally compatible with the 74 series 245


## Ordering Code:

| Order Number | Package Number | Package Description |
| :---: | :---: | :--- |
| 74LVX3245WM | M24B | 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide |
| 74LVX3245QSC | MQA24 | 24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide |
| 74LVX3245MTC | MTC24 | 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide |

Devices also available in Tape and Reel. Specify by appending suffix letter " $X$ " to the ordering code.

## Logic Symbol/s



Pin Descriptions

| Pin Names | Description |
| :---: | :--- |
| $\overline{\mathrm{OE}}$ | Output Enable Input |
| $\mathrm{T} / \overline{\mathrm{R}}$ | Transmit/Receive Input |
| $\mathrm{A}_{0}-\mathrm{A}_{7}$ | Side A Inputs or 3-STATE Outputs |
| $\mathrm{B}_{0}-\mathrm{B}_{7}$ | Side B Inputs or 3-STATE Outputs |

## Connection Diagram/s



## Truth Table/s

| Inputs |  | Outputs |
| :---: | :---: | :--- |
| $\overline{\mathrm{OE}}$ | $\mathrm{T} / \overline{\mathbf{R}}$ |  |
| L | L | Bus B Data to Bus A |
| L | H | Bus A Data to Bus B |
| H | X | HIGH-Z State |

$\mathrm{H}=\mathrm{HIGH}$ Voltage Level
$\mathrm{L}=$ LOW Voltage Level
X = Immateria

## Logic Diagram/s



## Absolute Maximum Ratings(Note 1)

Supply Voltage $\left(\mathrm{V}_{\mathrm{CCA}}, \mathrm{V}_{\mathrm{CCB}}\right)$
DC Input Voltage ( $\mathrm{V}_{\mathrm{I}}$ ) @ $\overline{\mathrm{OE}, ~} \mathrm{~T} / \overline{\mathrm{R}}$
DC Input/Output Voltage ( $\mathrm{V}_{/ / \mathrm{O}}$ )
@ $A_{n}$
@ $\mathrm{B}_{\mathrm{n}}$
DC Input Diode Current ( $\mathrm{l}_{\mathrm{N}}$ )

$$
@ \overline{\mathrm{OE}}, \mathrm{~T} / \overline{\mathrm{R}}
$$

DC Output Diode Current (IOK)
DC Output Source or
Sink Current (Io)
DC $\mathrm{V}_{\mathrm{CC}}$ or Ground Current
per Output Pin ( $\mathrm{I}_{\mathrm{CC}}$ or $\mathrm{I}_{\mathrm{GND}}$ )
and Max Current @ ICCA
@ $\mathbf{l C B B}$
Storage Temperature Range ( $\mathrm{T}_{\mathrm{STG}}$ )
DC Latch-Up Source or
Sink Current
Maximum Junction Temperature
Under Bias ( $\mathrm{T}_{\mathrm{J}}$ )
-0.5 V to +7.0 V

## Recommended Operating

 Conditions (Note 2)Supply Voltage

$$
\mathrm{V}_{\mathrm{CCA}}
$$

2.7 V to 3.6 V
4.5 V to 5.5 V

0 V to $\mathrm{V}_{\mathrm{CCA}}$
Input Voltage $\left(\mathrm{V}_{\mathrm{I}}\right) @ \overline{\mathrm{OE}, \mathrm{T} / \overline{\mathrm{R}}}$
Input/Output Voltage ( $\mathrm{V}_{\mathrm{l} / \mathrm{O}}$ )
$\pm 20 \mathrm{~mA}$
$\pm 50 \mathrm{~mA}$
$\pm 50 \mathrm{~mA}$
$\pm 50 \mathrm{~mA}$
$\pm 100 \mathrm{~mA}$ $\pm 200 \mathrm{~mA}$
$-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
$\pm 300 \mathrm{~mA}$
$+150^{\circ} \mathrm{C}$
@ $\mathrm{A}_{\mathrm{n}}$
@ $B_{n}$
Free Air Operating Temperature $\left(\mathrm{T}_{\mathrm{A}}\right)$
Minimum Input Edge Rate ( $\Delta \mathrm{t} / \Delta \mathrm{V}$ )
0 V to $\mathrm{V}_{\text {CCA }}$
0 V to $\mathrm{V}_{\mathrm{CCB}}$
$-40^{\circ} \mathrm{C}$ to
$+85^{\circ} \mathrm{C}$
$8 \mathrm{~ns} / \mathrm{V}$
$\mathrm{V}_{\text {IN }}$ from $30 \%$ to $70 \%$ of $\mathrm{V}_{\mathrm{CC}}$
$\mathrm{V}_{\mathrm{CC}} @ 3.0 \mathrm{~V}, 4.5 \mathrm{~V}, 5.5 \mathrm{~V}$
Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.
Note 2: Unused Pins (inputs and I/Os) must be held HIGH or LOW. They may not float.

## DC Electrical Characteristics

| Symbol | Parameter |  | $\mathbf{V}_{\text {CCA }}$ <br> (V) | $\mathbf{V}_{\text {CCB }}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=+\mathbf{2 5}{ }^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ |  |  | aranteed Limits |  |  |
| $\mathrm{V}_{\text {IHA }}$ | Minimum HIGH Level Input Voltage | $\frac{A_{n}, T / \bar{R}}{\overline{O E}}$ |  | $\begin{aligned} & \hline 3.6 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & \hline 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & \hline 2.0 \\ & 2.0 \end{aligned}$ |  | $\mathrm{V}_{\text {OUT }} \leq 0.1 \mathrm{~V}$ or |
| $\overline{\mathrm{V}} \mathrm{IHB}$ |  | $\mathrm{B}_{\mathrm{n}}$ | $\begin{aligned} & \hline 3.3 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  | $\geq \mathrm{V}_{\text {CC }}-0.1 \mathrm{~V}$ |
| $\mathrm{V}_{\text {ILA }}$ | Maximum LOW Level Input Voltage | $\frac{A_{n}, T / \bar{R}}{\overline{O E}}$ | $\begin{aligned} & 3.6 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & 0.8 \\ & 0.8 \end{aligned}$ |  | $\mathrm{V}_{\text {OUT }} \leq 0.1 \mathrm{~V}$ or |
| $\mathrm{V}_{\text {ILB }}$ |  | $\mathrm{B}_{\mathrm{n}}$ | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 5.5 \end{aligned}$ |  | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ |  | $\geq \mathrm{V}_{\mathrm{CC}}-0.1 \mathrm{~V}$ |
| $\mathrm{V}_{\text {OHA }}$ | Minimum HIGH Level Output Voltage |  | $\begin{aligned} & \hline 3.0 \\ & 3.0 \\ & 2.7 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \\ & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{gathered} 2.99 \\ 2.65 \\ 2.5 \\ 2.3 \end{gathered}$ | $\begin{gathered} \hline 2.9 \\ 2.35 \\ 2.3 \\ 2.1 \end{gathered}$ | $\begin{gathered} \hline 2.9 \\ 2.25 \\ 2.2 \\ 2.0 \end{gathered}$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OHB }}$ |  |  | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{gathered} 4.5 \\ 4.25 \end{gathered}$ | $\begin{gathered} \hline 4.4 \\ 3.86 \end{gathered}$ | $\begin{gathered} \hline 4.4 \\ 3.76 \end{gathered}$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=-100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OLA }}$ | Maximum LOW Level Output Voltage |  | $\begin{aligned} & \hline 3.0 \\ & 3.0 \\ & 2.7 \\ & 2.7 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \\ & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{gathered} 0.002 \\ 0.21 \\ 0.11 \\ 0.22 \end{gathered}$ | $\begin{gathered} \hline 0.1 \\ 0.36 \\ 0.36 \\ 0.42 \end{gathered}$ | $\begin{gathered} \hline 0.1 \\ 0.44 \\ 0.44 \\ 0.5 \end{gathered}$ | V | $\begin{aligned} & \mathrm{l}_{\mathrm{OUT}}=100 \mu \mathrm{~A} \\ & \mathrm{l}_{\mathrm{OL}}=24 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OL}}=12 \mathrm{~mA} \\ & \mathrm{l}_{\mathrm{OL}}=24 \mathrm{~mA} \end{aligned}$ |
| $\mathrm{V}_{\text {OLB }}$ |  |  | $\begin{aligned} & 3.0 \\ & 3.0 \end{aligned}$ | $\begin{aligned} & 4.5 \\ & 4.5 \end{aligned}$ | $\begin{gathered} 0.002 \\ 0.18 \end{gathered}$ | $\begin{gathered} \hline 0.1 \\ 0.36 \end{gathered}$ | $\begin{gathered} \hline 0.1 \\ 0.44 \end{gathered}$ | V | $\begin{aligned} & \mathrm{I}_{\mathrm{OUT}}=100 \mu \mathrm{~A} \\ & \mathrm{I}_{\mathrm{OL}}=24 \mathrm{~mA} \end{aligned}$ |
| $\overline{I_{\mathrm{IN}}}$ | Maximum Input Leakage Current @ $\overline{\mathrm{OE}}, \mathrm{T} / \bar{R}$ |  | 3.6 | 5.5 |  | $\pm 0.1$ | $\pm 1.0$ | $\mu \mathrm{A}$ | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{CCB}}, \mathrm{GND}$ |
| $\overline{\text { IOZA }}$ | Maximum 3-STATE <br> Output Leakage <br> @ $A_{n}$ |  | 3.6 | 5.5 |  | $\pm 0.5$ | $\pm 5.0$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{CCA}} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CCA}}, \mathrm{GND} \end{aligned}$ |
| $\mathrm{I}_{\text {OzB }}$ | Maximum 3-STATE Output Leakage @ $\mathrm{B}_{\mathrm{n}}$ |  | 3.6 | 5.5 |  | $\pm 0.5$ | $\pm 5.0$ | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\mathrm{IL}}, \mathrm{~V}_{\mathrm{IH}} \\ & \mathrm{OE}=\mathrm{V}_{\mathrm{CCA}} \\ & \mathrm{~V}_{\mathrm{O}}=\mathrm{V}_{\mathrm{CCB}}, \mathrm{GND} \end{aligned}$ |


| Symbol | Parameter |  | $\mathbf{V}_{\text {CCA }}$ <br> (V) | $\mathrm{V}_{\mathrm{CCB}}$ <br> (V) | $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ |  | $\mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Typ |  |  | ranteed Limits |  |  |
| $\Delta_{\text {CC }}$ |  | $\mathrm{B}_{\mathrm{n}}$ |  | 3.6 | 5.5 | 1.0 | 1.35 | 1.5 | mA | $\mathrm{V}_{1}=\mathrm{V}_{\text {CCB }}-2.1 \mathrm{~V}$ |
|  | ICCT/Input @ | $\begin{aligned} & \mathrm{A}_{\mathrm{n}}, \mathrm{~T} / \overline{\mathrm{R}}, \\ & \mathrm{OE} \end{aligned}$ | 3.6 | 5.5 |  | 0.35 | 0.5 | mA | $\mathrm{V}_{\mathrm{I}}=\mathrm{V}_{\text {CCA }}-0.6 \mathrm{~V}$ |
| $I_{\text {CCA }}$ | Quiescent $\mathrm{V}_{\mathrm{CCA}}$ Supply Current |  | 3.6 | 5.5 |  | 5 | 50 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{n}}=\mathrm{V}_{\mathrm{CCA}} \text { or } \mathrm{GND} \\ & \mathrm{~B}_{\mathrm{n}}=\mathrm{V}_{\mathrm{CCB}} \text { or } \mathrm{GND}, \\ & \overline{\mathrm{OE}}=\mathrm{GND}, \mathrm{~T} / \overline{\mathrm{R}}=\mathrm{GND} \end{aligned}$ |
| ${ }^{\text {CCB }}$ | Quiescent $\mathrm{V}_{\mathrm{CCB}}$ Supply Current |  | 3.6 | 5.5 |  | 8 | 80 | $\mu \mathrm{A}$ | $\begin{aligned} & \mathrm{A}_{\mathrm{n}}=\mathrm{V}_{\mathrm{CCA}} \text { or } \mathrm{GND} \\ & \mathrm{~B}_{\mathrm{n}}=\mathrm{V}_{\mathrm{CCB}} \text { or } \mathrm{GND}, \\ & \mathrm{OE}=\mathrm{GND}, \mathrm{~T} / \overline{\mathrm{R}}=\mathrm{V}_{\mathrm{CCA}} \end{aligned}$ |
| $\mathrm{V}_{\text {OLPA }}$ <br> $V_{\text {OLPB }}$ | Quiet Output Maximum Dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & 5.0 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 0.8 \\ & 1.5 \end{aligned}$ |  | V | (Note 3) (Note 4) |
| $V_{\text {OLVA }}$ <br> $V_{\text {OLVB }}$ | Quiet Output Minimum Dynamic $\mathrm{V}_{\mathrm{OL}}$ |  | $\begin{aligned} & \hline 3.3 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & \hline 5.0 \\ & 5.0 \end{aligned}$ |  | $\begin{gathered} \hline-0.8 \\ -1.2 \end{gathered}$ |  | V | (Note 3) (Note 4) |
| $\begin{aligned} & \mathrm{V}_{\mathrm{IHDA}} \\ & \mathrm{~V}_{\mathrm{IHDB}} \end{aligned}$ | Minimum HIGH Level Dynamic Input Voltage |  | $\begin{aligned} & \hline 3.3 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & \hline 5.0 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & 2.0 \\ & 2.0 \end{aligned}$ |  | V | (Note 3) (Note 5) |
| $\begin{aligned} & \hline \text { VILDA } \\ & \mathrm{V}_{\text {ILDB }} \end{aligned}$ | Maximum LOW Level Dynamic Input Voltage |  | $\begin{aligned} & 3.3 \\ & 3.3 \end{aligned}$ | $\begin{aligned} & \hline 5.0 \\ & 5.0 \end{aligned}$ |  | $\begin{aligned} & \hline 0.8 \\ & 0.8 \end{aligned}$ |  | V | (Note 3) (Note 5) |

Note 3: Worst case package.
Note 4: Max number of outputs defined as ( n ). Data inputs are driven OV to $\mathrm{V}_{\mathrm{CC}}$ level; one output at GND.
Note 5: Max number of Data Inputs ( $n$ ) switching. ( $n-1$ ) inputs switching $0 V$ to $V_{C C}$ level. Input-under-test switching: $\mathrm{V}_{\mathrm{CC}}$ level to threshold ( $\mathrm{V}_{\mathrm{IHD}}$ ), 0 V to threshold ( $\mathrm{V}_{\text {ILD }}$ ), $\mathrm{f}=1 \mathrm{MHz}$.

## AC Electrical Characteristics

| Symbol | Parameters | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{CCA}}=3.3 \mathrm{~V} \text { (Note 6) } \\ \mathrm{V}_{\mathrm{CCB}}=5.0 \mathrm{~V} \text { (Note 7) } \end{gathered}$ |  |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{CCA}}=3.3 \mathrm{~V} \text { (Note 6) } \\ \mathrm{V}_{\mathrm{CCB}}=5.0 \mathrm{~V} \text { (Note } 7 \text { ) } \end{gathered}$ |  | $\begin{gathered} \mathrm{T}_{\mathrm{A}}=-40^{\circ} \mathrm{C} \text { to }+85^{\circ} \mathrm{C} \\ \mathrm{C}_{\mathrm{L}}=50 \mathrm{pF} \\ \mathrm{~V}_{\mathrm{CCA}}=2.7 \mathrm{~V} \\ \mathrm{~V}_{\mathrm{CCB}}=5.0 \mathrm{~V} \text { (Note } 7 \text { ) } \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max | Min | Max |  |
| $\overline{t_{\text {PHL }}}$ <br> $t_{\text {PLH }}$ | Propagation Delay A to B | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.4 \\ & 5.6 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 8.5 \end{aligned}$ | ns |
| $\overline{t_{\text {PHL }}}$ <br> $t_{\text {PLH }}$ | Propagation Delay B to A | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.1 \\ & 5.7 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 8.0 \\ & 8.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.5 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZL}} \\ & \mathrm{t}_{\mathrm{PZH}} \end{aligned}$ | Output Enable Time $\overline{\mathrm{OE}}$ to B | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 4.8 \\ & 6.3 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 8.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 9.0 \\ & 9.5 \end{aligned}$ | ns |
| $\begin{aligned} & \hline \mathrm{t}_{\mathrm{PZL}} \\ & \mathrm{t}_{\mathrm{PZH}} \end{aligned}$ | Output Enable <br> Time $\overline{\mathrm{OE}}$ to A | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & \hline 6.3 \\ & 6.8 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 9.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 9.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{gathered} \hline 9.5 \\ 10.0 \end{gathered}$ | ns |
| $\overline{t_{\text {PHZ }}}$ <br> $t_{\text {PLZ }}$ | Output Disable Time $\overline{O E}$ to B | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 4.2 \end{aligned}$ | $\begin{aligned} & 7.5 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 7.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 8.0 \end{aligned}$ | ns |
| $\overline{t_{\text {PHZ }}}$ <br> tpLZ | Output Disable <br> Time $\overline{\mathrm{OE}}$ to A | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 5.3 \\ & 3.7 \end{aligned}$ | $\begin{aligned} & 8.0 \\ & 6.5 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 8.5 \\ & 7.0 \end{aligned}$ | $\begin{aligned} & 1.0 \\ & 1.0 \end{aligned}$ | $\begin{aligned} & 9.0 \\ & 7.5 \end{aligned}$ | ns |
| $\mathrm{t}_{\mathrm{OSHL}}$ <br> $t^{\text {OSLH}}$ | Output to Output <br> Skew (Note 8) <br> Data to Output |  | 1.0 | 1.5 |  | 1.5 |  | 1.5 | ns |

Note 6: Voltage Range 3.3 V is $3.3 \mathrm{~V} \pm 0.3 \mathrm{~V}$.
Note 7: Voltage Range 5.0 V is $5.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$.
Note 8: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW ( $\mathrm{t}_{\mathrm{OSHL}}$ ) or LOW-to-HIGH ( $\mathrm{t}_{\mathrm{OSLH}}$ ). Parameter guaranteed by design.

## Capacitance

| Symbol | Parameter |  | Typ | Units | Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{C}_{\text {IN }}$ | Input Capacitance |  | 4.5 | pF | $\mathrm{V}_{\mathrm{CC}}=$ Open |
| $\mathrm{C}_{\text {I/O }}$ | Input/Output Capacitance |  | 15 | pF | $\begin{aligned} & \mathrm{V}_{\mathrm{CCA}}=3.3 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CCB}}=5.0 \mathrm{~V} \end{aligned}$ |
| $\mathrm{C}_{\text {PD }}$ | Power Dissipation Capacitance (Note 9) | A $\rightarrow$ B $\mathrm{B} \rightarrow \mathrm{A}$ | 55 | pF | $\begin{aligned} & \mathrm{V}_{\mathrm{CCB}}=5.0 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{CCA}}=3.3 \mathrm{~V} \end{aligned}$ |

## 8-Bit Dual Supply Translating Transceiver

The LVX3245 is a dual supply device capable of bidirectional signal translation. This level shifting ability provides an efficient interface between low voltage CPU local bus with memory and a standard bus defined by 5 V I/O levels. The device control inputs can be controlled by either the low voltage CPU and core logic or a bus arbitrator with 5 V I/O levels.
Manufactured on a sub-micron CMOS process, the LVX3245 is ideal for mixed voltage applications such as notebook computers using 3.3 V CPU's and 5 V peripheral devices.

## Power Up Considerations

To insure that the system does not experience unnecessary $\mathrm{I}_{\mathrm{CC}}$ current draw, bus contention, or oscillations during power up, the following guidelines should be adhered to (refer to Table 1):

- Power up the control side of the device first. This is the $V_{\text {Cca }}$.
- $\overline{\mathrm{OE}}$ should ramp with or ahead of $\mathrm{V}_{\mathrm{CCA}}$. This will help guard against bus contention.
- The Transmit/Receive control pin (T/R) should ramp with $\mathrm{V}_{\text {CCA }}$, this will ensure that the A Port data pins are con-

figured as inputs. With $\mathrm{V}_{\mathrm{CCA}}$ receiving power first, the A I/O Port should be configured as inputs to help guard against bus contention and oscillations.
- A side data inputs should be driven to a valid logic level. This will prevent excessive current draw.
The above steps will ensure that no bus contention or oscillations, and therefore no excessive current draw occurs during the power up cycling of these devices. These steps will help prevent possible damage to the translator devices and potential damage to other system components.

TABLE 1. Low Voltage Translator Power Up Sequencing Table

| Device Type | $\mathbf{V}_{\mathbf{C C A}}$ | $\mathbf{V}_{\mathbf{C C B}}$ | $\mathbf{T} / \overline{\mathbf{R}}$ | $\overline{\mathbf{O E}}$ | A Side I/O | B Side I/O | Floatable Pin <br> Allowed |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 74 LVX 3245 | 3 V <br> (power up 1st) | 5 V <br> configurable | ramp <br> with $\mathrm{V}_{\mathrm{CCA}}$ | ramp <br> with $\mathrm{V}_{\mathrm{CCA}}$ | logic <br> 0 V or $\mathrm{V}_{\mathrm{CCA}}$ | outputs | No |

Please reference Application Note AN-5001 for more detailed information on using Fairchild's LVX Low Voltage Dual Supply CMOS Translating Transceivers.

## Physical Dimensions



## 24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.


## 24-Lead Quarter Size Outline Package (QSOP), JEDEC MO-137, 0.150" Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

NOTES:



| $\phi \mid 0.10(M)$ | $C$ | B |
| :--- | :--- | :--- | DIMENSIONS ARE IN MILLIMETERS

A. CONFORMS TO JEDEC REGISTRATION MO-153, VARIATION AD, DATE 10/97.
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,

AND TIE BAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1994
E. DRAWING FILE NAME: MTC24REV4


MTC24REV4

## 24-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions,
specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

## FAIRCHILD

## SEMICONDUCTOR

## TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

| AccuPowertm | FRFET ${ }^{\text {® }}$ | PowerTrench ${ }^{\text {® }}$ | The Power Franchise ${ }^{\text {® }}$ |
| :---: | :---: | :---: | :---: |
| Auto-SPM ${ }^{\text {TM }}$ | Global Power Resource ${ }^{\text {SM }}$ | PowerXS ${ }^{\text {TM }}$ | 㛣 wer |
| Build it Now ${ }^{\text {TM }}$ | Green FPS ${ }^{\text {TM }}$ | Programmable Active Drooptw | wer |
| CorePLUS ${ }^{\text {TM }}$ | Green FPS ${ }^{\text {TM }} \mathrm{e}$-Series ${ }^{\text {™ }}$ | QFET ${ }^{\text {* }}$ | TinyEoostru |
| CorePOWERTM | Gmax ${ }^{\text {™ }}$ | QS ${ }^{\text {TM }}$ | TinyBoost ${ }^{\text {mam }}$ |
| CROSSVOLTTM | GTOTM | Quiet Series ${ }^{\text {TM }}$ | TinyCalc ${ }^{\text {ma }}$ |
| CTL'm | Intellimaxtm | RapidConfigure ${ }^{\text {TM }}$ | TinyLogic ${ }^{\text {® }}$ |
| Current Transfer Logic ${ }^{\text {TM }}$ | ISOPLANAR ${ }^{\text {™ }}$ | C) ${ }^{\text {TII }}$ | TINYOPTOTM |
| DEUXPEED ${ }^{\circ}$ | MegaBuck ${ }^{\text {TM }}$ | Saving our world, $1 \mathrm{mWW} / \mathrm{W} / \mathrm{W}$ at a time ${ }^{\text {TM }}$ | TinyPower ${ }^{\text {TM }}$ |
| Dual Coolim | MICROCOUPLER ${ }^{\text {TM }}$ | SignalWise ${ }^{\text {TM }}$ M, | TinyPM ${ }^{\text {™ }}$ |
| Ecospark ${ }^{\text {® }}$ | MicroFET ${ }^{\text {m }}$ | SmartMax ${ }^{\text {™ }}$ | TinyMire ${ }^{\text {m }}$ |
| EfficientMax ${ }_{\text {™ }}$ | MicroPak ${ }^{\text {m }}$ | SMART STARTTM | TriFault Detect ${ }^{\text {TM }}$ |
| $5^{(8)}$ | MicroPak2 ${ }^{\text {mum }}$ | SPM ${ }^{\text {® }}$ | TRUECURRENT ${ }^{\text {ma* }}$ |
| Fairchild ${ }^{\text {® }}$ | MillerDrive ${ }^{\text {TM }}$ | STEALTH'M | $\mu$ SerDes ${ }^{\text {™ }}$ |
| Fairchild Semiconductor ${ }^{\circ}$ | MotionMax ${ }^{\text {TM }}$ | SuperFETTM | W |
| FACT Quiet Series ${ }^{\text {TM }}$ | Motion-SPM ${ }^{\text {TM }}$ | Supersotm 3 | SerDes |
| $\mathrm{FACT}^{\text {- }}$ | OptohiT ${ }^{\text {TM }}$ | SuperSOTTM-6 | UHC ${ }^{\text {® }}$ |
| FAST ${ }^{\text {® }}$ | OPTOLOGIC ${ }^{\circ}$ OPTOPLANAR ${ }^{\circ}$ | SuperSOTm-8 | Ultra FRFET ${ }^{\text {m }}$ |
| FastvCoretM | OPTOPLANAR | SupreMOSTM | UniFETTM |
| FETBench ${ }^{\text {TM }}$ |  | SyncFET ${ }^{\text {Tm }}$ | VCX ${ }^{\text {Tm }}$ |
| FlashWriter ${ }^{\text {®* }}$ |  | Sync-Lock ${ }^{\text {TM }}$ | VisualMax ${ }^{\text {TM }}$ |
| FPSTM | Power-SPM ${ }^{\text {™ }}$ |  | $X S^{\text {TM }}$ |
| F-PFS ${ }^{\text {™ }}$ |  |  |  |

*Trademarks of System General Corporation, used under license by Fairchild Semiconductor.

## DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WTHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TOIMPROVE RELIABIUTY, FUNCTION, OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THEAPPUCATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN: NEITHER DOES IT CONVEY ANY LICENSEUNDERITS PATENTRIGHTS, NOR THERIGHTS OF OTHERS . THESE SPEAFICATIONS DONOT EXPANDTHE TERMS OF FAIRCHID'SWORLDMDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

## LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WTHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILDSEMICONDUCTOR CORPORATION.

## As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
2. A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

## ANTI-COUNTERFEITING POLICY

Fairchild Semioonductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfetiting Policy is also stated on our extemal website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiending counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our neb page cited above. Products customers buy eitherfrom Fairchild diredly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fainchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide any warranty coverage or other assistance for parts bought from Unauthonized Sources. Fairchild is committed to combat this global problem and enoourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.
PRODUCT STA TUS DEFINITIONS
Definition of Terms

| Datasheet Identification | Product Status | $\quad$ Definition |
| :--- | :--- | :--- |
| Advance Information | Formative / In Design | Datasheet contains the design specifications for product development. Specifications may change in <br> any manner without notice. |
| Preliminary | First Production | Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild <br> Semiconductor reserves the right to make changes at any time without notice to improve design. |
| No Identification Needed | Full Production | Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes <br> at any time without notice to improve the design. |
| Obsolete | Not In Production | Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. <br> The datasheet is for reference information only. |

