

ADS-942A 14-Bit, 2MHz, Low-Power Sampling A/D Converters

FEATURES

- 14-bit resolution
- 2MHz minimum throughput
- Low-power, 2.2 Watts
- Functionally complete
- · Internal reference and S/H amplifier
- 78dB signal-to-noise ratio
- Full Nyquist-rate sampling
- Small 32-pin TDIP



GENERAL DESCRIPTION

DATEL's ADS-942A is a functionally complete, 14-bit, 2MHz, sampling A/D converter. Packaged in a 32-pin TDIP, the unit contains a fast-settling sample/hold amplifier, a 14-bit subranging (two-pass) A/D converter, a precision reference, three-state output register, and all the timing/control logic necessary to operate from a single start convert pulse.

The ADS-942A is optimized for wideband frequency-domain applications and is fully FFT tested. The ADS-942A requires ±15V and ±5V supplies and typically consumes 2.2 Watts

INPUT/OUTPUT CONNECTIONS

PIN	FUNCTION	PIN	FUNCTION
1	+10V REF. OUT	32	START CONVERT
2	BIPOLAR	31	BIT 1 OUT (MSB)
3	AVALOG INPUT	30	BIT 1 OUT (MSB)
4	SIGNAL GROUND	29	BIT 2 OUT
5	OFFSET ADJUST	28	BIT 3 OUT
6	ANALOG GROUND	27	BIT 4 OUT
7	OVERFLOW	26	BIT 5 OUT
8	CODING SELECT	25	BIT 6 OUT
9	ENABLE	24	BIT 7 OUT
10	+5V SUPPLY	23	BIT 8 OUT
11	DIGITAL GROUND	22	BIT 9 OUT
12	+15V SUPPLY	21	BIT 10 OUT
13	-15V SUPPLY	20	BIT 11 OUT
14	-5V SUPPLY	19	BIT 12 OUT
15	ANALOG GROUND	18	BIT 13 OUT
16	EOC	17	BIT 14 OUT (LSB)




Figure 1. ADS-942A Functional Block Diagram



ABSOLUTE MAXIMUM RATINGS

PARAMETERS	LIMITS	UNITS
+15V Supply (Pin 12)	0 to +16	Volts
-15V Supply (Pin 13)	0 to -16	Volts
+5V Supply (Pin 10)	0 to +6	Volts
-5V Supply (Pin 14)	0 to -6	Volts
Digital Inputs (Pin 8,9, 32)	-0.3 to +VDD +0.3	Volts
Analog Input (Pin 3)	±15	Volts
Lead Temp. (10 seconds)	+300	°C

FUNCTIONAL SPECIFICATIONS

(TA = $\pm 25^{\circ}$ C, $\pm \text{Vcc} = \pm 15\text{V}$, $\pm \text{Vdd} = \pm 5\text{V}$, 2MHz sampling rate, and a minimum 7 minute warmup \oplus unless otherwise specified.)

ANALOG INPUTS	MIN.	TYP.	MAX.	UNITS
Input Voltage Range Unipolar Bipolar Input Impedence Input Capacitance	 2.3 	0 to +10 ±5 2.5 7	 15	Volts Volts kΩ pF
DIGITAL INPUTS				
Logic Levels Logic "1" Logic "0" Logic Loading "1" Logic Loading "0"	+2.0 — — —	_ _ _ _	 +0.8 +10 -600	Volts Volts µA µA
PERFORMANCE			•	
Integral Non-Linearity	 -0.95 -1 	±1 ±1 ±2 ±0.5 ±0.75 ±1 ±0.1 ±0.12 ±0.45 ±0.05 ±0.1 ±0.2	±2 ±2 ±3 ±0.75 ±0.95 +2.5 ±0.122 ±0.36 ±0.85 ±0.122 ±0.2 ±0.3	LSB LSB LSB LSB LSB LSB WFSR %FSR %FSR %FSR
+25°C 0 to +70°C -40 to +85°C Bipolar Offset Error	_ _ _	±0.05 ±0.1 ±0.2	±0.122 ±0.2 ±0.3	%FSR %FSR %FSR
+25°C 0 to +70°C -40 to +85°C Gain Error		±0.1 ±0.12 ±0.5	±0.2 ±0.3 ±0.8	%FSR %FSR %FSR
+25°C 0 to +70°C -40 to +85°C		±0.018 ±0.12 ±0.6	±0.122 ±0.3 ±0.8	% % %
No Missing Codes (fin = 500kHz) 14 Bits 13 Bits Resolution	0 to +70°C -40 to +85°C 14 Bits			

Footnote:

① Effective Bits is equal to: (SNR + Distortion) - 1.76 +	20 log Full Scale Amplitude Actual Input Amplitude
	6.02

② Same specification as In-Band Harmonics and Peak Harmonics.

		ı	I		
OUTPUTS	MIN.	TYP.	MAX.	UNITS	
Output Coding			t Bin./2's Co . Offset Bin.,		
Logic Level Logic "1"	+2.4	_	_	Volts	
Logic "0"	_	_	+0.4	Volts	
Logic Loading "1"	_	_	-160	μA	
Logic Loading "0"	_	_	+6.4	mA	
Internal Reference Voltage, +25°C	+9.98	+10.0	+10.02	Volts	
Drift	_	±13	±30	ppm/°C	
External Current	_	_	5	mA	
DYNAMIC PERFORMANCE	1	ı			
Total Harm. Distort. (0.5dB)		0.5	70		
dc to 100kHz 100kHz to 500kHz	_	-85 -80	-76 -75	dB dB	
500kHz to 1MHz		-00 -77	-/3 -	dB	
Signal-to-Noise Ratio					
(w/o distortion, -0.5dB				ın.	
dc to 100kHz 100kHz to 500kHz	74 73	78 75		dB dB	
500kHz to 1MHz		73	_	dВ	
Signal-to-Noise Ratio					
(and distortion, -0.5dB) ①	70	70		*ID	
dc to 100kHz 100kHz to 500kHz	73 72	78 75		dB dB	
500kHz to 1MHz	- -	72	_	dВ	
Spurious Free Dyn. Range ②					
dc to 100kHz	_	-86	-77 75	dB	
100 to 500kHz 500kHz to 1MHz	_	-81 -78	–75 —	dB dB	
Two-tone IMD ③	_	85	_	dB	
Input Bandwidth (-3dB)					
Small Signal (–20dB input)	_	6	_	MHz	
Large Signal (-0.5dB input) Slew Rate		1.75 ±250	_	MHz V/µs	
Aperture Delay Time	_	_	±10	ns	
Aperature Uncertainty	_	_	5	ps, ms	
S/H Acq. Time, (to ±0.003%FSR) Sinusoidal (fin = 1MHz)			450		
Step input (10V)		250	150 450	ns ns	
Conversion Rate					
Sinusoidal (fin = 1MHz)	2	_	_	MHz	
Step input Feedthrough Rejection	1.3	_	_	MHz	
(fin = 1MHz)	_	85	_	dB	
Overvoltage Recovery, ±12V	_	1000	2000	ns	
Noise	_	250	_	μVrms	
POWER REQUIREMENTS	T	1	1		
Power Supply Ranges					
+15V Supply	+14.25	+15.0	+15.75	Volts Volts	
-15V Supply +5V Supply	-14.25 +4.75	-15.0 +5.0	-15.75 +5.25	Volts	
–5V Supply	-4.75	- 5.0	-5.25	Volts	
Power Supply Currents					
+15V Supply	-	+65	+80	mA	
-15V Supply +5V Supply		-19 +150	-35 +175	mA mA	
-5V Supply -5V Supply	_	+150 -55	+175 -65	mA	
Power Dissipation	-	2.2	2.6	Watts	
Power Supply Rejection	_	_	±0.03	%FSR%V	
PHYSICAL/ENVIRONMENTAL					
Operating Temp. Range, Case					
ADS-942AMC	0	-	+70	°C	
ADS-942AME Storage Temperature Range	-40 -65		+85 +150	°C ℃	
Package Type		metal-seal	ed, ceramic		
Weight				, , , , , , , , , , , , , , , , , , , ,	
weight	0.46 ounces (13 grams)				
	1				

 $[\]begin{tabular}{ll} \hline \begin{tabular}{ll} \hline \end{tabular} & \end{tabular} &$



TECHNICAL NOTES

- Rated performance requires using good high-frequency circuit board layout techniques. Connect the digital and analog grounds to one point, the analog ground plane beneath the converter. Due to the inductance and resistance of the power supply return paths, return the analog and digital ground separately to the power supplies. SIGNAL GROUND (pin 4) is not internally connected to ANALOG GROUND (pins 6, 15).
- Bypass the analog and digital supplies and the +10V REF. OUT (pin 1) to ground with a 4.7μF, 25V tantalum electrolytic capacitor in parallel with a 0.1μF ceramic capacitor.
- CODING SELECT(pin 8) is compatible with CMOS/TTL logic levels for those users desiring logic control of this function. There is an internal pull-up resistor on this pin; connect to +5V or leave open for logic 1. See the Calibration Procedure for selecting an output coding.
- To enable the three-state outputs, connect ENABLE (pin 9) to a logic "0" (low). To disable, connect pin 9 to a logic "1" (high).
- OVERFLOW (pin 7) changes from low (logic "0") to high (logic "1") when the input voltage exceeds the input voltage range limits by 1LSB (610μV).

CALIBRATION PROCEDURE

 Connect the converter per Figure 3 and Table 1 for the appropriate input voltage range. Apply a pulse of 35 nanoseconds minimum to START CONVERT (pin 32) at a rate of 200kHz. This rate is chosen to reduce flicker if LED's are used on the outputs for calibration purposes.

2. Zero Adjustments

Apply a precision voltage reference source between ANALOG INPUT (pin 3) and SIGNAL GROUND (pin 4), then adjust the reference source output per Table 2.

For bipolar operation, adjust the trimpot until the code flickers equally between 10 0000 0000 0000 and 10 0000 0000 0001 with pin 8 tied low (offset binary) or between 01 1111 1111 1111 and 01 1111 1111 1110 with pin 8 tied high (complementary offset binary).

3. Full-Scale (Gain) Adjustment

Set the output of the voltage reference used in step 2 to the value shown in Table 2.

Two's complement coding requires using pin 31 ($\overline{\text{MSB}}$). With pin 8 tied low, adjust the gain trimpot until the output code flickers equally between 01 1111 1111 1110 and 01 1111 1111 1111.


 To confirm proper operation of the device, vary the precision reference voltage source to obtain the output coding listed in Table 3.

Table 1. Input Connections

INPUT RANGE	INPUT PIN	TIE TOGETHER
0 +10V	Pin 3	Pins 2 and 4
±5V	Pin 3	Pins 1 and 2

Table 2. Zero and Gain Adjustments

Input Zero Adjust Range	Gain Adjust +½ LSB	FS – 1½ LSB
0 to +10V	+305μV	+9.999085V
±5V	+305μV	+4.999085V



Note: Scale is approximately 25ns per division.

Figure 2. ADS-942A Timing Diagram



Use external trimpots to remove system errors or to reduce small initial errors to zero. Use a 100Ω trimpot in series with the analog input for gain adjustment; use a fixed 50Ω resistor in its place for operation without adjustment.

Use a $20k\Omega$ trimpot with the wiper tied to OFFSET ADJUST (pin 5) for zero/offset adjustment. Connect pin 5 to ANA-LOG GROUND (pin 6) for operation without zero/offset adjustment.




Figure 3. ADS-942A Connection Diagram (Unipolar Input)

Table 3. Output Coding

		STRAIGHT BIN.	COMP. BINARY			
UNIPOLAR SCALE	INPUT VOLT. 0 TO +10V	MSB LSB	OUTPUT CODING MSB LSB	MSB LSB	INPUT VOLT. ±5V	BIPOLAR SCALE
+FS - 1 LSB +7/8 FS +3/4 FS +1/2 FS +1/4 FS +1/8 FS +1 LSB	+9.999390 +8.750000 +7.500000 +5.000000 +2.500000 +1.250000 +0.000610 0.000000	11 1111 1111 1111 11 1000 0000 0000 11 0000 0000 0000 10 0000 0000 0000 01 0000 0000 0000 00 1000 0000 0000 00 0000 0000 0001 00 0000 0000 0000	00 0000 0000 0000 00 0111 1111 1111 00 1111 1111 1111 01 1111 1111 1111 10 1111 1111 1111 11 0111 1111 1111 11 1111 1111 1110 11 1111 1111 1111	01 1111 1111 1111 01 1000 0000 0000 01 0000 0000 0000 00 0000 0000 0000 11 0000 0000 0000 10 1000 0000 0000 10 0000 0000 0001 10 0000 0000 0000	+4.999390 +3.750000 +2.500000 0.000000 -2.500000 -3.750000 -4.999390 -5.000000	+FS - 1LSB +3/4FS +1/2FS 0 -1/2FS -3/4FS -FS+1LSB -FS
		OFF. BINARY	COMP. OFF. BIN.	TWO'S COMP.		




THERMAL REQUIREMENTS

All DATEL sampling A/D converters are fully characterized and specified over operating temperature (case) ranges of 0 to $+70\,^{\circ}$ and -55 to $+125\,^{\circ}$. All room-temperature (T $_{\rm A}$ = $+25\,^{\circ}$ C) production testing is performed without the use of heat sinks or forced-air cooling. Thermal impedance figures for each device are listed in their respective specification tables.

These devices do not normally require heat sinks, however, standard precautionary design and layout procedures should be used to ensure devices do not overheat. The ground and power planes beneath the package, as well as all pcb signal runs to and from the device, should be as heavy as possible to help conduct heat away from the package.

Electrically-insulating, thermally-conductive "pads" may be installed underneath the package. Devices should be soldered to boards rather than "socketed", and of course, minimal air flow over the surface can greatly help reduce the package temperature.

In more severe ambient conditions, the package/junction temperature of a given device can be reduced dramatically (typically 35%) by using one of DATEL's HS Series heat sinks. See Ordering Information for the assigned part number. See page 1-183 of the DATEL Data Acquisition Components Catalog for more information on the HS Series. Request DATEL Application Note AN-8, "Heat Sinks for DIP Data Converters", or contact DATEL directly, for additional information.




(13 - 21VII 12, III - 400KI 12, VIII - 0.00B, 10,004 point 1 1

Figure 4. FFT Analysis of ADS-942A



MECHANICAL DIMENSIONS

INCHES (mm)



ORDERING INFORMATION

MODEL NUMBER	OPERATING TEMP. RANGE	ACCESSORIE	ES
ADS-942AMC	0 to +70℃	ADS-EVAL4	Evaluation Board (without ADS-942)
ADS-942AME	–40 to +85℃	HS-32	Heat Sink for all ADS-942 models

Receptacles for PC mounting can be ordered through AMP Inc., Part # 3-331272-8 (Component Lead Socket), 32 required.



<u>ISO 9001</u> R E G I S T E R E D

DS-0204B

10/96

DATEL, Inc. 11 Cabot Boulevard, Mansfield, MA 02048-1151 Tel: (508) 339-3000 (800) 233-2765 Fax: (508) 339-6356 Internet: www.datel.com E-mail:sales@datel.com Data Sheet Fax Back: (508) 261-2857 DATEL (UK) LTD. Tadley, England Tel: (01256)-880444
DATEL S.A.R.L. Montigny Le Bretonneux, France Tel: 1-34-60-01-01
DATEL GmbH München, Germany Tel: 89-544334-0
DATEL KK Tokyo, Japan Tel: 3-3779-1031, Osaka Tel: 6-354-2025