



Helping Customers Innovate, Improve & Grow



Description

Vectron's VC-820 Crystal Oscillator (XO) is a quartz stabilized square wave generator with a CMOS output. The VC-820 uses a fundamental or a 3rd overtone crystal, oscillating in a fundamental tone, resulting in very low jitter performance, and a monolithic IC which improves reliability and reduces cost.


Features

- CMOS output XO
- Output Frequencies from 625kHz to 133.000 MHz
- 3.3V, 2.5 V and 1.8V Operation
- Fundamental Oscillator with Low Jitter Performance
- Output Disable Feature
- -10/70°C or -40/85°C operating temperature
- Small Industry Standard Package, 2.5x3.2x1.0mm
- Product is compliant to RoHS directive  and fully compatible with lead free assembly

Applications

- SONET/SDH/DWDM
- Ethernet, GE, SynchE
- Storage Area Networking
- Fiber Channel
- Digital Video
- Broadband Access
- Base Stations, Picocells

Block Diagram



Specifications

Table 1. Electrical Performance, 3.3V Option

Parameter	Symbol	Min	Typical	Maximum	Units
Supply					
Voltage ¹	V_{DD}	3.15	3.3	3.45	V
Maximum Voltage		-0.5		5	V
Current ² ≤20.000MHz 20.000 to 39.999MHz 40.000 to 49.999MHz 50.000 to 79.999MHz 80.000 to 99.999MHz 100.000 to 133.000MHz	I_{DD}			6 7 8 9 10 40	mA
Current, Output Disabled				5	uA
Frequency					
Nominal Frequency ³	f_N	0.625		133.000	MHz
Stability ⁴ , (Ordering Option)		±20, ±25, ±50, ±100			ppm
Outputs					
Output Logic Levels ² , <40MHz Output Logic High Output Logic Low Output Logic High Drive Output Logic Low Drive	V_{OH} V_{OL} I_{OH} I_{OL}	$0.9*V_{DD}$ 4 4		$0.1*V_{DD}$	V V mA mA
Output Logic Levels ² , 40-99.99MHz Output Logic High Output Logic Low Output Logic High Drive Output Logic Low Drive	V_{OH} V_{OL} I_{OH} I_{OL}	$V_{DD}-0.4$ 4 4		0.4	V V mA mA
Output Logic Levels ² , 100-133.000MHz Output Logic High Output Logic Low Output Logic High Drive Output Logic Low Drive	V_{OH} V_{OL} I_{OH} I_{OL}	2.3 8 8		0.4	V V mA mA
Load	I_{OUT}			15	pF
Output Rise /Fall Time ²	t_R/t_F			4	ns
Duty Cycle ^{2,5}		45	50	55	%
Period Jitter ⁶ RMS Peak-Peak Random Jitter Deterministic Jitter	ϕJ		2.4 20.2 2.4 0		ps
RMS Jitter, 12k-20MHz, 125MHz	ϕJ		0.061	0.3	ps
Enable/Disable					
Output Enable/Disable ⁷ Output Enable Output Disable	V_{IH} V_{IL}	$0.7*V_{DD}$		$0.3*V_{DD}$	V V
Disable time	t_D			150	ns
Start-Up Time	t_{SU}			5	ms
Operating Temp, (Ordering Option)	T_{OP}	-10/70 or -40/85			°C

1] The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01uF.

2] Parameters are tested with the test circuit shown Figure 1.

3] See Standard Frequencies and Ordering Information tables for more specific information.

4] Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and aging.

5] Duty Cycle is measured as On Time/Period, see Fig 2.

6] Broadband Period Jitter measured using Wavecrest SIA3300C, 90K samples.

7] The Output is Enabled if the Enable/Disable is left open.

Specifications

Table 2. Electrical Performance, 2.5V Option

Parameter	Symbol	Min	Typical	Maximum	Units
Supply					
Voltage ¹	V_{DD}	2.375	2.5	2.625	V
Maximum Voltage		-0.5		5	V
Current ² ≤20.000MHz 20.000 to 39.999MHz 40.000 to 79.999MHz 80.000 to 99.999MHz 100.000 to 133.000MHz	I_{DD}			4.5 5.5 7 7.5 30	mA
Current, Output Disabled				5	uA
Frequency					
Nominal Frequency ³	f_N	0.625		125.000	MHz
Stability ⁴ , (Ordering Option)		±20, ±25, ±50, ±100			ppm
Outputs					
Output Logic Levels ^{2,3} , <40MHz Output Logic High Output Logic Low Output Logic High Drive Output Logic Low Drive	V_{OH} V_{OL} I_{OH} I_{OL}	$0.9 \cdot V_{DD}$ 4 4		$0.1 \cdot V_{DD}$	V V mA mA
Output Logic Levels ² , 40-99.99MHz Output Logic High Output Logic Low Output Logic High Drive Output Logic Low Drive	V_{OH} V_{OL} I_{OH} I_{OL}	$V_{DD} - 0.4$ 4 4		0.4	V V mA mA
Output Logic Levels ² , 100-125.000MHz Output Logic High Output Logic Low Output Logic High Drive Output Logic Low Drive	V_{OH} V_{OL} I_{OH} I_{OL}	1.65 8 8		0.4	V V mA mA
Load	I_{OUT}			15	pF
Output Rise /Fall Time ²	t_R/t_F			4	ns
Duty Cycle ^{2,5}		45	50	55	%
Period Jitter ⁶ , 125.000MHz RMS Peak-Peak Random Jitter Deterministic Jitter	ϕJ		2.4 20.2 2.4 0		ps
RMS Jitter, 12k-20MHz, 125.000MHz	ϕJ		0.061	0.3	ps
Enable/Disable					
Output Enable/Disable ⁷ Output Enable Output Disable	V_{IH} V_{IL}	$0.7 \cdot V_{DD}$		$0.3 \cdot V_{DD}$	V V
Disable time	t_D			150	ns
Start-Up Time	t_{SU}			5	ms
Operating Temp, (Ordering Option)	T_{OP}	-10/70 or -40/85			°C

1] The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01 uF.

2] Parameters are tested with the test circuit shown Figure 1.

3] See Standard Frequencies and Ordering Information tables for more specific information.

4] Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and aging.

5] Duty Cycle is measured as On Time/Period, see Fig 2.

6] Broadband Period Jitter measured using Wavecrest SIA3300C, 90K samples.

7] The Output is Enabled if the Enable/Disable is left open.

Table 3. Electrical Performance, 1.8V Option

Parameter	Symbol	Min	Typical	Maximum	Units
Supply					
Voltage ¹	V_{DD}	1.78	1.8	1.82	V
Maximum Voltage		-0.5		3.6	V
Current ² ≤40.000MHz 40.000 to 49.999MHz 50.000 to 79.999MHz 80.000 to 99.999MHz 100.0000 to 125.000MHz	I_{DD}			2.5 3.5 6.5 7 20	mA
Current, Output Disabled				10	uA
Frequency					
Nominal Frequency ³	f_N	0.625		125.000	MHz
Stability ⁴ , (Ordering Option)		±20, ±25, ±50, ±100			ppm
Outputs					
Output Logic Levels ^{2,3} , <40.000MHz Output Logic High Output Logic Low Output Logic High Drive Output Logic Low Drive	V_{OH} V_{OL} I_{OH} I_{OL}	$0.9 \cdot V_{DD}$ 2.8 2.8		$0.1 \cdot V_{DD}$	V V mA mA
Output Logic Levels ^{2,3} , 40.00-99.99MHz Output Logic High Output Logic Low Output Logic High Drive Output Logic Low Drive	V_{OH} V_{OL} I_{OH} I_{OL}	$V_{DD} - 0.4$ 4 4		0.4	V V mA mA
Load	I_{OUT}			15	pF
Output Rise /Fall Time ²	t_R/t_F			5	ns
Duty Cycle ^{2,5}		45	50	55	%
Period Jitter ⁶ RMS Peak-Peak Random Jitter Deterministic Jitter	ϕJ		2.4 20.2 2.4 0		ps
RMS Jitter, 12kHz-20MHz, 62.500MHz	ϕJ		0.4	0.9	ps
Enable/Disable					
Output Enable/Disable ⁷ Output Enable Output Disable	V_{IH} V_{IL}	$0.7 \cdot V_{DD}$		$0.3 \cdot V_{DD}$	V V
Disable time	t_D			150	ns
Start-Up Time	t_{SU}			5	ms
Operating Temp, Ordering Option	T_{OP}	-10/70 or -40/85			°C

1] The power supply should have by-pass capacitors as close to the supply and to ground as possible, for example 0.1 and 0.01uF.

2] Parameters are tested with the test circuit shown Figure 1.

3] See Standard Frequencies and Ordering Information tables for more specific information.

4] Includes initial accuracy, operating temperature, supply voltage, shock and vibration (not under operation) and aging.

5] Duty Cycle is measured as On Time/Period, see Fig 2.

6] Broadband Period Jitter measured using Wavecrest SIA3300C, 90K samples.

7] The Output is Enabled if the Enable/Disable is left open.




Fig 1: Test Circuit





Fig 2: Waveform

Outline Drawing & Pad Layout



Dimensions in mm





Table 4. Pin Out

Pin	Symbol	Function
1	E/D	Enable Disable
2	GND	Case and Electrical Ground
3	Output	Output
4	V _{DD}	Power Supply Voltage

Reliability

VI qualification will include aging at various extreme temperatures, shock and vibration, temperature cycling, and IR reflow simulation. The VC-820 family is capable of meeting the following qualification tests:

Table 4. Environmental Compliance

Parameter	Conditions
Mechanical Shock	MIL-STD-883, Method 2002
Mechanical Vibration	MIL-STD-883, Method 2007
Solderability	MIL-STD-883, Method 2003
Gross and Fine Leak	MIL-STD-883, Method 1014
Resistance to Solvents	MIL-STD-883, Method 2015
Moisture Sensitivity Level	MSL 1
Contact Pads	Gold over Nickel

Although ESD protection circuitry has been designed into the VC-820 proper precautions should be taken when handling and mounting. VI employs a human body model (HBM) and a charged device model (CDM) for ESD susceptibility testing and design protection evaluation.

Table 5. ESD Ratings

Model	Minimum	Conditions
Human Body Model	1500V	MIL-STD-883, Method 3015
Charged Device Model	1000V	JESD22-C101

Stresses in excess of the absolute maximum ratings can permanently damage the device. Functional operation is not implied at these or any other conditions in excess of conditions represented in the operational sections of this datasheet. Exposure to absolute maximum ratings for extended periods may adversely affect device reliability. Permanent damage is also possible if E/D is applied before V_{DD} .

Table 6. Absolute Maximum Ratings

Parameter	Symbol	Ratings	Unit
Storage Temperature	T_S	-55 to 125	°C
Soldering Temp/Time	T_{LS}	260 / 30	°C / sec

IR Reflow

Solderprofile:

The VC-820 is qualified to meet the JEDEC standard for Pb-Free assembly. The temperatures and time intervals listed are based on the Pb-Free small body requirements. The VC-820 device is hermetically sealed so an aqueous wash is not an issue.





Table 7. Reflow Profile

Parameter	Symbol	Value
PreHeat Time Ts-min Ts-max	t_s	60 sec Min, 260 sec Max 150°C 200°C
Ramp Up	R_{UP}	3 °C/sec Max
Time Above 217 °C	t_L	60 sec Min, 150 sec Max
Time To Peak Temperature	T_{AMB-P}	480 sec Max
Time at 260 °C	t_p	30 sec Max
Ramp Down	R_{DN}	6 °C/sec Max

Tape and Reel

Table 8 . Tape and Reel Dimensions

Tape Dimensions (mm)						Reel Dimensions (mm)							
Dimension	W	F	Do	Po	P1	A	B	C	D	N	W1	W2	# Per Reel
Tolerance	Typ	Typ	Typ	Typ	Typ	Typ	Min	Typ	Min	Min	Typ	Max	
VC-820	8	3.5	1.5	4	4	178	2	13	21	60	10	14	1000



10.000	10.700	14.31818	16.000	18.432	20.000	24.000	25.0000	26.0000
27.000	28.636300	29.4912	30.000	31.250	31.700	32.000	33.000	33M333000
35.328	40.000	43.675771	48.000	50.000	54.000	64.000	66.666000	80.000
100.000	106.250	125.000						

Ordering Information

VC-820- E A W- K A A N- xxMxxxxxxx

Product

Crystal Oscillator

Package

2.5x3.2 Ceramic

Power Supply

E: +3.3Vdc

H: +2.5Vdc

J: +1.8Vdc

Output

A: CMOS

Temp Range

W: -10/70°C

E: -40/85°C

Frequency in MHz

Custom Options

N: Standard Option

Load

A: 15pF

Enable/Disable

A: Enable/Disable, Enable High

Stability

E: ±20ppm

F: ±25ppm

K: ±50ppm

S: ±100ppm

**Note: not all combination of options are available.
Other specifications may be available upon request.*

Example: VC-820-EAW-KAAN-125M00000

For Additional Information, Please Contact

USA:

Vectron International
267 Lowell Road
Hudson, NH 03051
Tel: 1.888.328.7661
Fax: 1.888.329.8328

Europe:

Vectron International
Landstrasse, D-74924
Neckarbischofsheim, Germany
Tel: +49 (0) 3328.4784.17
Fax: +49 (0) 3328.4784.30

Asia:

VI Shanghai
1589 Century Avenue, the 19th Floor
Chamtime International Financial Center
Shanghai, China
Tel: 86.21.6081.2888
Fax: 86.21.6163.3598

Disclaimer

Vectron International reserves the right to make changes to the product(s) and or information contained herein without notice. No liability is assumed as a result of their use or application. No rights under any patent accompany the sale of any such product(s) or information.

Rev: 01/23/2012