





5 Volt Asynchronous x9 First-In/First-Out Queue

Memory Configuration	Device	Memory Configuration	Device
8,192 x 9	FQ05	1,024 x 9	FQ02
4,096 x 9	FQ04	512 x 9	FQ01
2,048 x 9	FQ03	256 x 9	FQ00

Key Features:

- Industry leading First-In/First-Out Queues (up to 50MHz)
- Independent Write and Read cycle time
- · Asynchronous and simultaneous Read and Write
- 5V power supply
- · Fully expandable in both word depth and width
- · Retransmit capability
- Full, Empty, and Half Full flag indicators
- Available packages: 28 pin Plastic Dual In-line Package (PDIP), 28 pin Plastic Thin Dual In-line Package (PTDIP), 28 - pin Small Outline Integrated Circuit (SOIC), 32 - pin Thin Quad Flat Pack (TQFP), 32 - pin Plastic Lead Chip Carrier (PLCC)
- (0°C to 70°C) Commercial operating temperature available for access time of 12ns and above
- (-40°C to 85°C) Industrial operating temperature available for access time of 25ns
- Pin-to-pin compatible with IDT (7200, 7201, 7202, 7203, 7204, 7205) and Cypress (CY7C419, CY7C421, CY7C425, CY7C429, CY7C433, CY7C460A)

Product Description:

HBA's FlexQ[™] Async FIFO offers industry leading 0.25um process technology and memory densities from 256 x 9 to 8,192 x 9. System designer has full flexibility of implementing deeper and wider queues using the depth and width expansion features. Full and Empty indicators allow easy handshaking between transmitters and receivers.

Independent Write and Read controls provide rate-matching capability. System designer can re-read data from the starting position by using Retransmit (\overline{RET}). Retransmit allows reset of the read pointer to its initial position. Half Full flag (\overline{HALF}) is available in the single device mode and width expansion mode, but not in depth expansion mode.

These FlexQTM Async devices have low power consumption, hence minimizing system power requirements. In addition, industry standard 28 - pin PDIP, 28 - pin PTDIP, 28 - pin SOIC, 32 - pin TQFP and 32 - pin PLCC are offered to save system board space.

These queues are ideal for applications such as data communication, telecommunication, graphics, multiprocessing, test equipment, medical systems, network switching, etc.






Figure 1. Single Device Configuration Signal Flow Diagram

Block Diagram of Single Asynchronous Queue 8,192 x 9 / 4,096 x 9 / 2,048 x 9 / 1,024 x 9 / 512 x 9 / 256 x 9





Figure 2. Device Architecture






PLCC - 32 (Drw No: J-01A; Order code: J)

Top View

Plastic DIP - 28 (Drw No: P-01A; Order code: P)
Plastic Thin DIP - 28 (Drw No: TP-01A; Order code: TP)
SOIC - 28 (Drw No: SO-01A; Order code: SO)



TQFP - 32 (Drw No: PF-04A; Order code: PF)

Top View

Figure 3. Device Pin-Out



Pin #	Pin # P, TP, SO	Pin # PF	Symbol	Name	Input/ Output	Description
25	22	20	RST	Reset	Input	Reset is required to initialize Write and Read pointers to the first position of the queue by setting RST low. FULL will go high; EMPTY will go low.
2	1	29	W	Write	Input	Writes data into queue during low to high transitions of \overline{W} if queue is not full yet.
3, 4, 5, 6, 7, 28, 29, 30, 31	2, 3, 4, 5, 6, 24, 25, 26, 27	1, 2, 24, 25, 26, 27, 30, 31, 32	D_{8-0}	Data Inputs	Input	9 - bit wide input data bus.
18	15	13	R	Read	Input	Reads data from queue during high to low transitions of \overline{R} if queue is not empty.
10, 11, 13, 14, 15, 19, 20, 21, 22	9, 10, 11, 12, 13, 16, 17, 18, 19	7, 8, 9, 10, 11, 14, 15, 16, 17	Q ₈₋₀	Data Output	Output	9 - bit wide output data bus.
26	23	23	FIRST / RET	First Load/ Retransmit	Input	FIRST / RET is used differently depending on mode. In Depth Expansion Mode, the pin is grounded to indicate first load. In Single Device Mode, the pin acts as retransmit.
8	7	5	$\overline{ ext{XI}}$	Expansion In	Input	XI is used to indicate operations in different modes. When the pin is grounded, it indicates an operation in the Single Device Mode. When it is tied to Vcc, it indicates an operation in Depth Expansion Mode.
9	8	6	FULL	Full Flag	Output	Queue is full when \overline{FULL} goes low. This prohibits further writes into the queue. The assertion of \overline{FULL} is synchronous to the falling edge of \overline{W} and the deassertion is synchronous to the rising edge of \overline{R} .
24	21	19	EMPTY	Empty Flag	Output	Queue is empty when \overline{EMPTY} goes low. This prohibits further reads from the queue. The assertion of \overline{EMPTY} is synchronous to the falling edge of \overline{R} and the deassertion is synchronous to the rising edge of \overline{W} .
23	20	18	XO / HALF	Expansion Out / Half Full Flag	Output	\overline{XO} / \overline{HALF} is used differently depending on mode. In Depth Expansion Mode, \overline{XI} is connected to the previous device's \overline{XO} pin. When the previous device has reached the last location of memory, this pin will send pulses to the next device in the Daisy Chain. In Single Device Mode, when \overline{XI} is grounded, this pin indicates queue is half-full.
32	28	28	Vcc	Power	N/A	5V power supply.
16	14	12	GND	Ground	N/A	0V Ground.
1, 12, 17, 27	N/A	3, 4, 21, 22	NC	No Connection	N/A	No connection.

Table 1. Pin Descriptions

5FA09C



Symbol	Rating	Com'l & Ind'l	Unit
VTERM	Terminal Voltage with respect to GND	-0.5 to +7	V
Tstg	Storage Temperature	-55 to +125	°C
Іоит	DC Output Current	-50 to +50	mA

NOTES:

Absolute Max Ratings are for reference only. Permanent damage to the device may occur if extended period of operation is outside this range. Standard operation should fall within the Recommended Operating Conditions.

Table 2. Absolute Maximum Ratings

			FQ05, F0	Q04, FQ03,	FQ02, FQ	01, FQ00		
Symbol Parameter		Commercial ta = 12ns, 25ns, 35ns, 50ns			Industrial tA = 25ns			
		Min.	Тур.	Max.	Min.	Тур.	Max.	x. Unit
Recommended O	perating Conditions							
V_{cc}	Supply Voltage Com'l/Ind'l	4.5	5.0	5.5	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	0	0	0	V
Vih	Input High Voltage Com'l/Ind'l	2.0	-	-	2.0	-	-	V
VIL	Input Low Voltage Com'l/Ind'l	-	-	0.8	-	-	0.8	V
TA	Operating Temperature	0	-	70	-40	-	85	°C
DC Electrical Ch	naracteristics							
ILI ⁽¹⁾	Input Leakage Current (any input)	-10	-	10	-10	-	10	μΑ
Ilo	Output Leakage Current	-10	-	10	-10	-	10	μΑ
Voh	Output Logic "1" Voltage, IOH=-2mA	2.4	-	-	2.4	-	-	V
Vol	Output Logic "0" Voltage, IOL = 8mA	-	-	0.4	-	-	0.4	V
Power Consumpt								
$I_{CC}1^{(2,3,4)}$	Active Power Supply Current	-	-	80	-	-	80	mA
$I_{\mathrm{CC}}2^{(2,5)}$	Standby Current	-	-	5	-	-	5	mA
Capacitance at 1.	.0MHz Ambient Temperature	(25°C)						
Symbol	Parameter	Conditions Max.				Iax.	Unit	
Cin ⁽⁶⁾	Input Capacitance	V _{IN} = 0V				8	pF	
Cout ⁽⁶⁾	Output Capacitance	V _{OUT} = 0V					8	

NOTES:

- 1. Measurement with 0.4<=V_{IN}<=V_{cc}
- 2. Tested with outputs open (IOUT=0)
- 3. Tested at f=20MHz
- 4. Typical Icc1=15+2*fs+0.02*CL*fc (in mA) with Vcc=5V, tA=25°C, fs=WCLK frequency=RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL=Capacitive load (in PF)
- 5. All inputs = Vcc-0.2V or GND+0.2V and $(\overline{R}=\overline{W}=\overline{RST}=\overline{FIRST}/\overline{RET}=V_{IH})$
- 6. Design simulated, not tested.

Table 3. DC Specifications





t _{RC} Re	Parameter hift Frequency ead Cycle Time ccess Time	FQ0 FQ0 FQ0 FQ0 FQ0 Min.	4-12 3-12 2-12 1-12	FQ0 FQ0 FQ0 FQ0	4-25 3-25 2-25 1-25	FQ0 FQ0 FQ0	4-35 3-35 2-35	FQ0 FQ0	4-50 3-50	
fs Sh trc Re ta Ac	hift Frequency ead Cycle Time		Max	FQ05-25 FQ04-25 FQ03-25 FQ02-25 FQ01-25 FQ00-25		FQ05-35 FQ04-35 FQ03-35 FQ02-35 FQ01-35 FQ00-35		FQ05-50 FQ04-50 FQ03-50 FQ02-50 FQ01-50 FQ00-50		
trc Re	ead Cycle Time	-		Min.	Max	Min.	Max	Min.	Max	Unit
t _A Ac	,		50	-	28.5	-	22.2	-	15	MHz
-	ccess Time	20	-	35	-	45	-	65	-	ns
t _{RR} Re		-	12	-	25	-	35	-	50	ns
1	ead Recovery Time	8	-	10	-	10	-	15	-	ns
tici w	ead Pulse Width	12	-	25	-	35	-	50	-	ns
	ead Pulse Low to Data Bus at Low Z (1)	3	-	3	-	3	-	3	-	ns
	/rite Pulse High to Data Bus at Low Z (1,2)	3	-	5	-	5	-	5	-	ns
<u> </u>	ata Valid from Read Pulse High	5	-	5	-	5	-	5	-	ns
	ead Pulse High to Data Bus at High Z (1)	-	12	-	18	-	20	-	30	ns
	/rite Cycle Time	20	-	35	-	45	-	65	-	ns
***	/rite Pulse Width	12	-	25	-	35	-	50	-	ns
	/rite Recovery Time	8	-	10	-	10	-	15	-	ns
	ata Set-up Time	9	-	15 0	-	18	-	30	-	ns
-	ata Hold Time		-	-	-		-	5	-	ns
	eset Cycle Time	20	-	35	-	45	-	65	-	ns
-	eset Pulse Width eset Set-up Time (1)	12 12	-	25 25	-	35 35	-	50	-	ns
_	eset Recovery Time	8	-	10	-	10		15	-	ns
_	etransmit Cycle Time	20	-	35		45		65	-	ns ns
	etransmit Pulse Width	12	-	25		35		50	-	ns
tree i	etransmit Set-up Time (1)	12	-	25		35	_	50	-	ns
	etransmit Recovery Time	8	-	10	_	10	_	15	-	ns
	eset to Empty Flag Low	-	12	-	35	-	45	-	65	ns
	eset to Half-Full and Full Flag High	_	17	_	35	_	45	_	65	ns
	etransmit Low to Flags Valid	_	20	_	35		45	-	65	ns
	ead Low to Empty Flag Low	-	12	-	25	-	30	-	45	ns
	ead High to Full Flag High	-	14	-	25	-	30	-	45	ns
	ead Pulse Width after Empty Flag High	12	-	25	-	35	-	50	-	ns
	rite High to Empty Flag High	-	12	1	25	1	30	1	45	ns
	/rite Low to Full Flag Low	-	14	- 1	25	1	30	-	45	ns
	rite Low to Half-Full Flag Low	-	17	-	35	1	45	-	65	ns
	ead High to Half-Full Flag High	-	17	-	35	-	45	-	65	ns
twpf Wi	rite Pulse Width after Full Flag High	12	-	25	-	35	-	50	-	ns
txol Re	ead/Write to XO Low	-	12	ı	25	ı	35	1	50	ns
txoн Re	ead/Write to XO High	-	12	-	25	-	35	-	50	ns
	T Pulse Width	12	-	25	-	35	-	50	-	ns
	T Recovery Time	8	-	10	-	10	-	10	-	ns
	T Set-up Time	8	-	10	-	15	-	15	-	ns

NOTES:

- Design simulated, not tested.
 Only applies to read data flow-through mode.

Table 4. AC Electrical Characteristics

AUGUST 2003 5FA09C



Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Refer to Figure 4

Table 5. AC Test Condition





Figure 4. Output Load *Includes jig and scope capacitances.



Timing Diagrams



NOTES:

- 1. \overline{EMPTY} , \overline{FULL} , and \overline{HALF} may change status during Reset, but are valid at tRSTC.
- 2. \overline{W} and $\overline{R} = VIH$ near rising edge of \overline{RST} .

Diagram 1. Reset Timing




Diagram 2. Asynchronous Write and Read Operation






Diagram 3. Full Flag From Last Write to First Read




Diagram 4. Empty Flag From Last Read to First Write




Diagram 5. Retransmit




Diagram 6. Minimum Timing for an Empty Flag Coincident Read Pulse

FlexQ™ Async




Diagram 7. Minimum Timing for a Full Flag Coincident Write Pulse




Diagram 8. Half-Full Flag Timing




Diagram 9. Expansion Out




Diagram 10. Expansion In



Operating Modes

Single Device Mode: When application requirements are for 256/512/1,024/2,048/4,096/8,192 words or less, a single device may be used. These devices are in Single Device Mode when Expansion In (\overline{XI}) is grounded.




Figure 5. Single Device Mode

Depth Expansion Mode: When application requirements are greater than 256/512/1,024/2,048/4,096/8,192 words, multiple devices may be used for Depth Expansion. These devices are in Depth Expansion Mode when the following conditions are met:

- 1. The first device's First Load (FIRST) pin must be grounded.
- 2. All other devices' First Load (FIRST) pin must be tied to HIGH
- 3. All devices' Expansion Out (\overline{XO}) pin must be tied to the next devices' Expansion In (\overline{XI}) pin.
- 4. Retransmit (RET) and Half-Full Flag (HALF) are non-functional in Depth Expansion Mode.
- 5. An external logic is required to generate a composite Full Flag (FULL) and Empty Flag (EMPTY). This requires the ORing of all Empty and Full Flags.




Figure 6. Depth Expansion Mode



Usage Modes

Width Expansion Mode: When applications require increased word width, multiple devices may be used for Width Expansion Mode. These devices are in Width Expansion Mode when the same signals from multiple devices are connected. Any word width may be achieved by connecting additional devices. Status flags are functional for any one device.




Figure 7. Width Expansion Mode

Bidirectional Mode: When applications require data buffering between two systems that are capable of Read and Write operations, a pair of devices may be used for Bidirectional Mode. Both Depth Expansion and Width Expansion may be used in this mode.




Figure 8. Bidirectional Mode

Data Flow-Through Mode: There are two types of flow-through modes, read flow-through and write flow-through. In the read flow-through mode, the device allows a single word to be read after one word of data has been written into an empty FIFO. The data is enabled on the bus after the rising edge of \overline{W} , and remains on the bus until \overline{R} goes from Low to High. Then the bus goes into a three-state mode. \overline{EMPTY} will have a pulse showing temporary deassertion and then would be asserted. In the write flow-through mode, the device allows a single word to be written after one word of data has been read from a full FIFO. \overline{R} causes \overline{FULL} to be deasserted but a Low \overline{W} causes it to be asserted again for the new data word. The new word goes into the FIFO on the rising edge of \overline{W} . \overline{W} must be toggled when \overline{FULL} is not asserted to write new data into the FIFO and to increment the write pointer.

FlexQ™ Async




Diagram 11. Read Data Flow-Through Mode




Diagram 12. Write Data Flow-Through Mode

Compound Expansion Mode: Compound Expansion Mode is a combination of Depth and Width Expansion Modes to achieve large FIFO arrays.




Figure 9. Compound Expansion Mode





Order Information:

HBA Device Family	Device Type	Power	Speed (ns)*	Package**	Temperature Range
XX	XX	<u>X</u>	XX	<u>X</u>	<u>X</u>
FQ	05 (8,192 x 9)	Low	12 – 50 MHz	J	Blank – Commercial (0°C to 70°C)
	04 (4,096 x 9)		25 – 29 MHz	P	I – Industrial $(-40^{\circ} \text{ to } 85^{\circ}\text{C})^{\dagger}$
	03 (2,048 x 9)		35 – 22 MHz	TP	
	02 (1,024 x 9)		50 – 15 MHz	SO	
	01 (512 x 9)			PF	
	00 (256 x 9)				

^{*}Speed – Slower speeds available upon request.

Example:

FQ05L12J (8k x 9, 12ns, PLCC, Commercial temp) FQ00L25PFI (256 x 9, 25ns, TQFP, Industrial temp)

Document Revision History:

08/01/03 pg. 1, 2, 5, 6, 7, 8, 13, 14

USA

2107 North First Street, Suite 415 San Jose, CA 95131, USA Tel: 408.453.8885 Fax: 408.453.8886 www.hba.com Taiwan

No. 81, Suite 8F-9, Shui-Lee Rd. Hsinchu, Taiwan, R.O.C. Tel: 886.3.516.9118 Fax: 886.3.516.9181 www.hba.com Europe

CDE Technology B.V. Nijverheidslaan 28 1382 L J Weesp, The Netherlands Tel: 31.294.280.914 Fax: 31.294.280.919 www.hba.com

<u>5FA09C</u> AUGUST 2003

^{**}Package – 32 - pin Plastic Lead Chip Carrier (PLCC), 28 - pin Plastic Dual In-line Package (PDIP), 28 - pin Plastic Thin Dual In-line Package (PTDIP), 28 - pin Small Outline Integrated Circuit (SOIC), 32 – pin Thin Quad Flat Pack (TQFP)

[†]**Temperature** – Industrial only offered in 25ns