

AZV99

PECL/LVDS Oscillator Gain Stage & Buffer with Selectable Enable

www.azmicrotek.com

FEATURES


- Minimizes External Components
- Selectable Enable Polarity and Threshold (CMOS or PECL)
- 3V to 5.5V Power Supply
- Similar Operation as [AZ100LVEL16VT](#) except with LVDS Outputs

DESCRIPTION

The [AZV99](#) is a specialized oscillator gain stage with an LVDS output buffer including an enable. The selectable enable input allows continuous oscillator operation by only controlling the Q_{HG}/\bar{Q}_{HG} outputs.

The AZV99 provides adjustable internal pull-down current sources for the Q/Q outputs. Internal input biasing further reduces the number of needed external components

BLOCK DIAGRAM



APPLICATIONS

- Crystal or saw oscillators that require minimal external components

PACKAGE AVAILABILITY

- MLP8
- MLP16
- MSOP8
- Green/RoHS Compliant/Pb-Free


Order Number	Package	Marking
AZV99NG ¹	MLP8	V1G <Date Code> ²
AZV99NBG ¹	MLP8	V8G <Date Code> ²
AZV99NDG ¹	MLP8	V2G <Date Code> ²
AZV99LG ¹	MLP16	AZMG <Date Code> ²
AZV99T+ ¹	MSOP8	AZ+V99 ²

¹ [Tape & Reel](#) - Add 'R1' at end of PN for 7in (1k parts), 'R2' (2.5k) for 13in


² See www.azmicrotek.com for [date code format](#)

PIN DESCRIPTION AND CONFIGURATION**Table 1 - Pin Description for AZV99N**

Pin	Name	Type	Function
1	Q	Output	Inverting PECL Output
2	D	Input	Data Input
3	V _{BB}	Output	Reference Voltage
4	EN	Input	Output Enable
5	V _{EE}	Power	Negative Supply
6	Q _{HG}	Output	Inverting LVDS Output
7	Q _{HG}	Output	LVDS Output
8	V _{CC}	Power	Positive Supply

**Table 2 - Pin Description for AZV99NB**

Pin	Name	Type	Function
1	D	Input	Data Input
2	V _{BB}	Output	Reference Voltage
3	EN	Input	Output Enable
4	V _{EE}	Power	Negative Supply
5	Q _{HG}	Output	Inverting LVDS Output
6	Q _{HG}	Output	LVDS Output
7	V _{CC}	Power	Positive Supply
8	Q	Output	Inverting PECL Output

**Table 3 - Pin Description for AZV99ND**

Pin	Name	Type	Function
1	Q	Output	Inverting PECL Output
2	D	Input	Data Input
3	V _{BB}	Output	Reference Voltage
4	EN	Input	Output Enable
5	V _{EE}	Power	Negative Supply
6	Q _{HG}	Output	Inverting LVDS Output
7	Q _{HG}	Output	LVDS Output
8	V _{CC}	Power	Positive Supply




Table 4 - Pin Description for AZV99L

Pin	Name	Type	Function
1	NC	-	N/A
2	D	Input	Data Input
3	D	Input	Inverting Data Input
4	V _{BB}	Output	Reference Voltage
5	EN	Input	Output Enable
6	NC	-	N/A
7	V _{EE}	Power	Negative Supply
8	NC	-	N/A
9	EN-SEL	Input	Enable Polarity Select
10	Q _{HG}	Output	Inverting LVDS Output
11	Q _{HG}	Output	LVDS Output
12	CS-SEL	Input	Current Source Select
13	V _{CC}	Power	Positive Supply
14	NC	-	N/A
15	Q	Output	PECL Output
16	Q	Output	Inverting PECL Output





Table 5 - Pin Description for AZV99T

Pin	Name	Type	Function
1	Q	Output	Inverting PECL Output
2	D	Input	Data Input
3	V _{BB}	Output	Reference Voltage
4	EN	Input	Output Enable
5	V _{EE}	Power	Negative Supply
6	Q _{HG}	Output	Inverting LVDS Output
7	Q _{HG}	Output	LVDS Output
8	V _{CC}	Power	Positive Supply



ENGINEERING NOTES

The AZV99 is a specialized oscillator gain stage with LVDS output buffer including an enable. The enable input (EN) allows continuous oscillator operation by only controlling the Q_{HG}/\bar{Q}_{HG} outputs.

The AZV99 also provides a V_{BB} and 470Ω internal bias resistors from D to V_{BB} and \bar{D} to V_{BB} . The V_{BB} pin can support 1.5 mA sink/source current. Bypassing V_{BB} to ground with a $0.01\ \mu\text{F}$ capacitor is recommended.

FUNCTIONALITY MLP16 PACKAGE (AZV99L)

The MLP16 and die versions of the AZV99 provide a selectable enable (EN). Enable polarity and threshold can be selected to accommodate either CMOS/TTL or PECL input levels. See the enable truth table for enable function. If enable pull-up is desired in the CMOS/TTL mode, an external $\leq 20\text{k}\Omega$ resistor connecting EN to V_{CC} will override the on-chip pull-down resistor.

Outputs Q/ \bar{Q} each have a selectable on-chip pull-down current source. See the current source truth table for current source functions. External resistors may also be used to increase pull-down current to a maximum of 25mA (includes internal on-chip current source).

FUNCTIONALITY MLP8 PACKAGE (AZV99NB & AZV99ND)

The MLP8 NA, NB and ND options of the AZV99 provide a PECL/ECL level enable input (\bar{EN}). When the \bar{EN} input is LOW, the Q and Q_{HG}/\bar{Q}_{HG} outputs pass data from the inputs. When \bar{EN} is HIGH, the Q output continues to pass data while the Q_{HG} output is forced high and the \bar{Q}_{HG} output is forced low.

Only the Q output operates with a current source (4 mA) to V_{EE} . This is accomplished by internal bonding of CS-SEL. An external resistor may also be used to increase pull-down current to a maximum of 25mA (includes 4mA on-chip current source).

The AZV99NB and AZV99ND versions operate with a single ended data input (D). The D input is internally bonded directly to the V_{BB} pin bypassing the 470Ω bias resistor.

FUNCTIONALITY MLP8 PACKAGE (AZV99N) & MSOP8 PACKAGE (AZV99T)

The MSOP8 (T) and MLP8 (N) versions of the AZV99 provide a CMOS/TTL level enable input (EN). When the EN input is HIGH, the Q and Q_{HG}/\bar{Q}_{HG} outputs pass data from the inputs. When EN is LOW, the Q output continues to pass data while the Q_{HG} output is forced high and the \bar{Q}_{HG} output is forced low.

Only the Q output operates with a current source (4 mA) to V_{EE} . This is accomplished by internal bonding of CS-SEL. An external resistor may also be used to increase pull-down current to a maximum of 25mA (includes 4mA on-chip current source).

The MSOP8 (T) and MLP8 (N) AZV99 operates with a single ended data input (D). The D input is internally bonded directly to the V_{BB} pin bypassing the 470Ω bias resistor.

Table 6 – Enable Truth Table

EN-SEL	EN/ $\overline{\text{EN}}$	Q/Q	Q _{HG}	$\overline{\text{Q}}_{\text{HG}}$
NC	PECL Low, V _{EE} or NC	Data	Data	Data
	PECL High or V _{CC}	Data	High	Low
V _{EE} ¹	CMOS/TTL Low, V _{EE} or NC	Data	High	Low
	CMOS/TTL High or V _{CC} ²	Data	Data	Data

- 1 EN-SEL connections must be less than 1Ω.
- 2 An external ≤ 20kΩ pull-up resistor between EN and VCC ensures a High when the EN pin is not driven.




Figure 1 – Timing Diagram

Table 7 - Current Source Truth Table

CS-SEL	Q	$\overline{\text{Q}}$
NC	4mA typ	4mA typ
V _{EE} ¹	8mA typ	8mA typ
V _{CC} ¹	0	4mA typ

- 1 Connection must be less than 1Ω




Figure 2 - Application circuit for CMOS inputs

Table 8 – Recommended Component Values for CMOS Single Ended Inputs

Input Type	R1 ¹ Value	
	AC Coupled (C2 in circuit)	DC Coupled (C2 shorted)
3.3 V CMOS	1.1 kΩ	2.0 kΩ
5.0 V CMOS	1.6 kΩ	3.3 kΩ

1. R1 should be chosen so that the input swing on the D input with respect to D is in the range of ±80 to ±1000 mV, per the AC Characteristics table and the D input is < ±750 mV with respect to V_{BB}.




Figure 3 - S11, 50Ω AC load




Figure 4 - S12, 50Ω AC load




Figure 5 – S21, 50Ω AC load




Figure 6 – S22, 50Ω AC load

PERFORMANCE DATA**Table 9 – Absolute Maximum Ratings**

Absolute Maximum Ratings are those values beyond which device life may be impaired.

Symbol	Characteristic	Condition	Rating	Unit
V _{CC}	PECL Power Supply	V _{EE} = 0V	0 to + 6.0	V
V _I	PECL Input Voltage	V _{EE} = 0V	0 to + 6.0	V
V _{D/}	D/D Input Voltage	Referenced to V _{BB}	±0.75	V
I _{OUT}	Output Current	Continuous Q/Q	25	mA
		Surge Q/Q	50	
		Continuous Q _{HG} /Q _{HG}	5	
		Surge Q _{HG} /Q _{HG}	10	
T _A	Operating Temperature Range	-	-40 to +85	°C
T _{STG}	Storage Temperature Range	-	-65 to +150	°C
ESD _{HBM}	Human Body Model Electro Static Discharge	-	2500	V
ESD _{MM}	Machine Model Electro Static Discharge	-	200	V
ESD _{CDM}	Charged Device Model Electro Static Discharge	-	2000	V

Table 10 - 100K LVPECL DC Characteristics**100K LVPECL DC Characteristics (V_{EE} = GND, V_{CC} = +3.3V)**

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V _{OH}	Output HIGH Voltage ^{1,2}	2255	2465	2275	2465	2275	2465	2275	2465	mV
V _{OL}	Output LOW Voltage ^{1,2}	1375	1745	1400	1680	1400	1680	1400	1680	mV
V _{IH}	Input HIGH Voltage D,EN (EN-SEL open) ¹	2135	2560	2135	2560	2135	2560	2135	2560	mV
	Input HIGH Voltage EN (EN-SEL tied to V _{EE}) ¹	2000	V _{CC}	2000	V _{CC}	2000	V _{CC}	2000	V _{CC}	mV
V _{IL}	Input LOW Voltage D,EN (EN-SEL open) ¹	1400	1825	1400	1825	1400	1825	1400	1825	mV
	Input LOW Voltage EN (EN-SEL tied to V _{EE}) ¹	GND	800	GND	800	GND	800	GND	800	mV
V _{BB}	Reference Voltage ¹	1910	2050	1910	2050	1910	2050	1910	2050	mV
I _{IH}	Input HIGH Current EN ³		150		150		150		150	µA
I _{IL}	Input LOW Current EN ³	0.5		0.5		0.5		0.5		µA
I _{EE}	Power Supply Current ²		48		48		48		48	mA

¹ Voltage levels vary 1:1 with V_{CC}² Specified with CS-SEL open³ Specified with EN-SEL open

Table 11 - 100K PECL DC Characteristics

100K PECL DC Characteristics ($V_{EE} = \text{GND}$, $V_{CC} = +5.0\text{V}$)

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V_{OH}	Output HIGH Voltage ^{1,2}	3955	4165	3975	4165	3975	4165	3975	4165	mV
V_{OL}	Output LOW Voltage ^{1,2}	3075	3445	3100	3380	3100	3380	3100	3380	mV
V_{IH}	Input HIGH Voltage D,EN (EN-SEL open) ¹	3835	4260	3835	4260	3835	4260	3835	4260	mV
	Input HIGH Voltage EN (EN-SEL tied to V_{EE}) ¹	2000	V_{CC}	2000	V_{CC}	2000	V_{CC}	2000	V_{CC}	mV
V_{IL}	Input LOW Voltage D,EN (EN-SEL open) ¹	3100	3525	3100	3525	3100	3525	3100	3525	mV
	Input LOW Voltage EN (EN-SEL tied to V_{EE}) ¹	GND	800	GND	800	GND	800	GND	800	mV
V_{BB}	Reference Voltage ¹	3610	3750	3610	3750	3610	3750	3610	3750	mV
I_{IH}	Input HIGH Current EN ³		150		150		150		150	μA
I_{IL}	Input LOW Current EN ³	0.5		0.5		0.5		0.5		μA
I_{EE}	Power Supply Current ²		48		48		48		52	mA

¹ Voltage levels vary 1:1 with V_{CC}

² Specified with CS-SEL open

³ Specified with EN-SEL open

Table 12 – LVDS DC Characteristics

LVDS DC Characteristics for Q_{HG}/Q_{HG} Outputs¹ ($V_{EE} = \text{GND}$, $V_{CC} = +3.0\text{V}$ to $+5.5\text{V}$)

Symbol	Characteristic	-40°C		0°C		25°C		85°C		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	
V_{OH}	Output HIGH Voltage		1600		1600		1600		1600	mV
V_{OL}	Output LOW Voltage	900		900		900		900		mV
V_{OC}	Output Common Mode Voltage ²	1125	1375	1125	1375	1125	1375	1125	1375	mV
ΔV_{OC}	Change in Common Mode Voltage ³	-50	50	-50	50	-50	50	-50	50	mV
V_{OUT}	Single-Ended Output Swing	250	450	250	450	250	450	250	450	mV
V_{DIFF_OUT}	Differential Output Swing	500	900	500	900	500	900	500	900	mV

¹ Specified with 100 Ω resistor connecting Q_{HG} and Q_{HG} together.

² Common mode voltage is the center voltage between Q_{HG} and Q_{HG} during a steady state.

³ Change in common mode voltage is the difference between common mode voltages at opposite binary states.

Table 13 – AC Characteristics

AC Characteristics ($V_{EE} = -3.0V$ to $-5.5V$; $V_{CC}=GND$ or $V_{EE}=GND$; $V_{CC} = +3.0V$ to $+5.5V$)

Symbol	Characteristic	-40°C			0°C			25°C			85°C			Unit
		Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	Min	Typ	Max	
t_{PLH}/t_{PHL}	Propagation Delay													
	D to Q/Q ¹			400			400			400			430	ps
	D to Q _{HG} /Q _{HG} ²			550			550			550			630	ps
t_{SKEW}	Duty Cycle Skew ³		5	20		5	20		5	20		5	20	ps
V_{pp} (AC)	Input Swing ⁴	80		1000	80		1000	80		1000	80		1000	mV
t_r/t_f	Output Rise/Fall ¹ (20% - 80%) - Q	100		260	100		260	100		260	100		260	
	Output Rise/Fall ¹ (20% - 80%) - Q _{HG}	180		280	180		280	180		280	180		280	ps


¹ Specified with CS-SEL connected to V_{EE} and Q/Q with AC coupled 50Ω loads.

² Specified with 100Ω resistor connecting Q_{HG} and Q_{HG} together.


³ Duty cycle skew is the difference between a t_{PLH} and t_{PHL} propagation delay through a device.

⁴ The peak-to-peak differential input swing is the range for which AC parameters guaranteed. V_D and V must remain within the range of ±750 mV with respect to V_{BB} .


PACKAGE DIAGRAM
MLP8
Green/RoHS compliant/Pb-Free
MSL=1





PACKAGE DIAGRAM
MLP16
Green/RoHS compliant/Pb-Free
MSL=1




PACKAGE DIAGRAM
MSOP8
 Green/RoHS compliant/Pb-Free
 MSL=1



MSOP8 (T)



PCB LAND PATTERN/FOOTPRINT
 Dimensions in mm



INCHES		
DIM	MIN	MAX
A	0.118±0.004	
B	0.118±0.004	
C	0.192±0.008	
D	0.0256 TYP	
E	0.004±0.002	
F	0.034±0.002	
G	0.009±0.014	
H	0.010	
I	0.006±0.002	
J	0.021±0.004	

Arizona Microtek, Inc. reserves the right to change circuitry and specifications at any time without prior notice. Arizona Microtek, Inc. makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Arizona Microtek, Inc. assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Arizona Microtek, Inc. does not convey any license rights nor the rights of others. Arizona Microtek, Inc. products are not designed, intended or authorized for use as components in systems intended to support or sustain life, or for any other application in which the failure of the Arizona Microtek, Inc. product could create a situation where personal injury or death may occur. Should Buyer purchase or use Arizona Microtek, Inc. products for any such unintended or unauthorized application, Buyer shall indemnify and hold Arizona Microtek, Inc. and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Arizona Microtek, Inc. was negligent regarding the design or manufacture of the part.