


**HCMOS 7 x 5mm 3.3V 50ppm XO Freq: 106.25MHz**
**Features**

- Low Jitter
- Low Cost
- Tri-State Enable / Disable Feature
- Industry Standard Package
- Gold over Nickel Termination Finish


**Electrical Characteristics**

Parameters	Symbol	Condition	Maximum Value (unless otherwise noted)
Frequency	F <sub>O</sub>		106.25 MHz
Frequency Stability 1			50 ppm
Temperature Range	T <sub>O</sub> T <sub>STG</sub>	Standard operating Storage	-40°C to +85°C -55°C to +125°C
Supply Voltage	V <sub>DD</sub>	Standard	3.3V ± 5%
Input Current	I <sub>DD</sub>	Standard Load	44 mA
Output Load	HCMOS	Standard Operational	15 pF 30 pF
Start-Up Time	T <sub>S</sub>		10 mS
Output Enable / Disable Time			100 nS
Moisture Sensitivity Level	MSL		1
Termination Finish			Au

Note 1 – Stability is inclusive of 25°C tolerance, operating temperature range, input voltage change, load change, aging, shock and vibration.




**Output Wave Characteristics**

Parameters	Symbol	Condition	Maximum Value (unless otherwise noted)
Output LOW Voltage	V <sub>OL</sub>	Standard Load	10% V <sub>DD</sub>
Output HIGH Voltage	V <sub>OH</sub>	Standard Load	90% V <sub>DD</sub> MIN
Output Symmetry		@ 50% V <sub>DD</sub> Level	45% ~ 55%
Output Enable (PIN # 1) Voltage	V <sub>IH</sub>		≥70% V <sub>DD</sub>
Output Disable (PIN # 1) Voltage	V <sub>IL</sub>		≤30% V <sub>DD</sub>
Cycle Rise Time	T <sub>R</sub>	10% ~ 90% V <sub>DD</sub>	3 nS
Cycle Fall Time	T <sub>F</sub>	90% ~ 10% V <sub>DD</sub>	3 nS

DWG-100747 | Rev. 07/13/2010


**HCMOS 7 x 5mm 3.3V 50ppm XO Freq: 106.25MHz**

**Dimensional Drawing & Pad Layout**



Note: Xpresso HCMOS XO's are designed to fit on industry standard, 4 pad layouts.

**Pin Connections**  
 #1) E/D    #3 Output  
 #2 GND    #4 VDD  
 \*TP are test points and are NC



Actual marking is depicted.

Drawing is for reference to critical specifications defined by size measurements. Certain non-critical visual attributes, such as side castellations, reference pin shape, etc. may vary

**Phase Jitter & Time Interval Error (TIE) (Typical Measurements)**

Frequency	Phase Jitter (12kHz to 20MHz)	TIE (Sigma of Jitter Distribution)	Units
106.25 MHz	0.86	3.2	pS RMS

**Phase Jitter** is integrated from HP3048 Phase Noise Measurement System; measured directly into 50 ohm input;  $V_{DD} = 3.3V$ .

**TIE** was measured on LeCroy LC684 Digital Storage Scope, directly into 50 ohm input, with Amherst M1 software;  $V_{DD} = 3.3V$ .

Per **MJSQ spec** (Methodologies for Jitter and Signal Quality specifications)

**Random & Deterministic Jitter Composition (Typical Measurements)**

Frequency	Random (Rj) (pS RMS)	Deterministic (Dj) (pS P-P)	Total Jitter (Tj) (14 x Rj) + Dj
106.25 MHz	1.28	8.4	26.6 pS

**Rj and Dj**, measured on LeCroy LC684 Digital Storage Scope, directly into 50 ohm input, with Amherst M1 software.

Per **MJSQ spec** (Methodologies for Jitter and Signal Quality specifications)

**Pin Functional Description**

Pin #	Name	Type	Function
1	E / D <sup>1</sup>	Logic	Enable / Disable Control of Output (0 = Disabled)
2	GND	Ground	Electrical Ground for $V_{DD}$
3	Output	Output	HCMOS Oscillator Output
4	$V_{DD}$ <sup>2</sup>	Power	Power Supply Source Voltage
Test Points	N. C.	Hi Z	No Connection (Factory Use ONLY)

**NOTES:**

- <sup>1</sup> Includes pull-up resistor to  $V_{DD}$  to provide output when the pin (1) is No Connect.
- <sup>2</sup> Installation should include a 0.01µF bypass capacitor placed between  $V_{DD}$  (Pin 4) and GND (Pin 2) to minimize power supply line noise.

