

# Low Cost DDR Phase Lock Loop Zero Delay Buffer

93722

## Description

DDR Zero Delay Clock Buffer


## Output Features

- Low skew, low jitter PLL clock driver
- I<sup>2</sup>C for functional and output control
- Feedback pins for input to output synchronization
- Spread Spectrum tolerant inputs
- 3.3V tolerant CLK\_INT input

## Key Specifications


- PEAK - PEAK jitter (66MHz): <120ps
- PEAK - PEAK jitter (>100MHz): <75ps
- CYCLE - CYCLE jitter (66MHz): <110ps
- CYCLE - CYCLE jitter (>100MHz): <65ps
- OUTPUT - OUTPUT skew: <100ps
- Output Rise and Fall Time: 650ps - 950ps
- DUTY CYCLE: 49.5% - 50.5%

## Pin Configuration



28-Pin SSOP

## Functional Block Diagram



## Functionality Table

AVDD	INPUTS		OUTPUTS		PLL State
	CLK_INT	CLKT	CLKC	FB_OUT	
2.5V (nom)	L	L	H	L	on
2.5V (nom)	H	H	L	H	on
2.5V (nom)	<20MHz	Z	Z	Z	off
GND	L	L	H	L	Bypassed/off
GND	H	H	L	H	Bypassed/off

## Pin Description

PIN NUMBER	PIN NAME	TYPE	DESCRIPTION
6, 11, 15, 28	GND	PWR	Ground
27, 25, 16, 14, 5, 1	CLKC(5:0)	OUT	"Complementary" clocks of differential pair outputs.
26, 24, 17, 13, 4, 2	CLKT(5:0)	OUT	"True" Clock of differential pair outputs.
3, 12, 23	VDD	PWR	Power supply 2.5V
7	SCLK	IN	Clock input of I <sup>2</sup> C input, 5V tolerant input
8	CLK_INT	IN	"True" reference clock input
9, 18, 21	N/C	-	Not connected
10	VDDA	PWR	Analog power supply, 2.5V
19	FB_OUTT	OUT	"True" Feedback output, dedicated for external feedback. It switches at the same frequency as the CLK. This output must be wired to FB_INT.
20	FB_INT	IN	"True" Feedback input, provides feedback signal to the internal PLL for synchronization with CLK_INT to eliminate phase error.
22	SDATA	IN	Data input for I <sup>2</sup> C serial input, 5V tolerant input

Bytes 0 to 4 are reserved power up default = 1.

### Byte 5: Output Control (1= enable, 0 = disable)

Bit	PIN#	PWD	DESCRIPTION
Bit7	2, 1	1	CLK0 (T&C)
Bit6	4, 5	1	CLK1 (T&C)
Bit5		1	Reserved
Bit4		1	Reserved
Bit3	13, 14	1	CLK2 (T&C)
Bit2	17, 16	1	CLK3 (T&C)
Bit1		1	Reserved
Bit0		1	Reserved

Note: PWD = Power Up Default

### Byte 6: Output Control (1= enable, 0 = disable)

Bit	PIN#	PWD	DESCRIPTION
Bit7		1	Reserved
Bit6		1	Reserved
Bit5		1	Reserved
Bit4		1	Reserved
Bit3	24, 25	1	CLK4 (T&C)
Bit2		1	Reserved
Bit1	26, 27	1	CLK5 (T&C)
Bit0		1	Reserved

**Absolute Max**

Supply Voltage (VDD & AVDD)	-0.5V to 3.6V
Logic Inputs	GND -0.5 V to V <sub>DD</sub> +0.5 V
Ambient Operating Temperature	0°C to +85°C
Case Temperature	115°C
Storage Temperature	-65°C to +150°C

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Electrical Characteristics - Input / Supply / Common Output Parameters**

T<sub>A</sub> = 0 - 70°C; Supply Voltage V<sub>DD</sub> = 2.5 V +/-0.2V (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Input High Current	I <sub>IH</sub>	V <sub>IN</sub> = V <sub>DD</sub> or GND		1	10	μA
Input Low Current	I <sub>IL</sub>	V <sub>IN</sub> = V <sub>DD</sub> or GND	-100	-20		μA
Operating Supply Current	I <sub>DD2.5</sub>	C <sub>L</sub> = 0 pF at 133 MHz		275	325	mA
	I <sub>DDPD</sub>	C <sub>L</sub> = 0 pF			100	μA
Output High Current	I <sub>OH</sub>	V <sub>DD</sub> = 2.3V, V <sub>OUT</sub> = 1V		-43	-18	mA
Output High Current	I <sub>OL</sub>	V <sub>DD</sub> = 2.3V, V <sub>OUT</sub> = 1.2V	26	43		mA
High Impedance Output Current	I <sub>OZ</sub>	V <sub>DD</sub> = 2.7V, V <sub>OUT</sub> = V <sub>DD</sub> or GND			10	μA
Input Clamp Voltage	V <sub>IK</sub>	I <sub>IN</sub> = -18 mA;				V
High-level Output Voltage	V <sub>OH</sub>	V <sub>DD</sub> = min to max, I <sub>OH</sub> = -1 mA	2.1	2.42		V
		V <sub>DD</sub> = 2.3V, I <sub>OH</sub> = -12mA		1.87		V
Low-level Output Voltage	V <sub>OL</sub>	V <sub>DD</sub> = min to max, I <sub>OH</sub> = 1mA		0.04	0.1	V
		V <sub>DD</sub> = 2.3V, I <sub>OH</sub> = 12mA		0.35	0.6	V
Input Capacitance <sup>1</sup>	C <sub>IN</sub>	V <sub>IN</sub> = V <sub>DD</sub> or GND		2		pF
Output Capacitance <sup>1</sup>	C <sub>OUT</sub>	V <sub>OUT</sub> = V <sub>DD</sub> or GND		3		pF

1. Guaranteed by design, not 100% tested in production.

**Recommended Operating Condition** (see note 1)

$T_A = 0 - 70^\circ\text{C}$ ; Supply Voltage  $AV_{DD}$ ,  $V_{DD} = 2.5 \text{ V} \pm 0.2\text{V}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Analog / Core Supply Voltage	$V_{DD}$ , $AV_{DD}$		2.3	2.5	2.7	V
Input Voltage Level	$V_{IL}$				$V_{DD}/2 - 0.5\text{V}$	V
	$V_{IH}$		$V_{DD}/2 + 0.5\text{V}$			V
Input Duty Cycle	$I_{DC}$		40		60	
Input max jitter	$I_{TCYC}$				500	ps

**Timing Requirements**

$T_A = 0 - 70^\circ\text{C}$ ; Supply Voltage  $AV_{DD}$ ,  $V_{DD} = 2.5 \text{ V} \pm 0.2\text{V}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Operating Clock Frequency <sup>1</sup>	$f_{req_{op}}$		66		200	MHz
Input Clock Duty Cycle <sup>1</sup>	$d_{tin}$		40		60	%
Clock Stabilization <sup>1</sup>	$t_{STAB}$	from $V_{DD} = 2.5\text{V}$ to 1% target frequency			100	$\bar{s}$

1. Guaranteed by design, not 100% tested in production.

**Switching Characteristics**

$T_A = 0 - 70^\circ\text{C}$ ; Supply Voltage  $V_{DD} = 2.5 \text{ V} \pm 0.2\text{V}$  (unless otherwise stated)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
Absolute Jitter <sup>1</sup>	$T_{jabs}$	66 MHz			120	ps
		100 - 200 MHz			75	
Cycle to cycle Jitter <sup>1,2</sup>	$T_{cyc-cyc}$	66 MHz		50	110	ps
		100 - 200 MHz		25	65	
Phase Error <sup>1</sup>	$t_{(phase\ error)}$	CLK_INT to FB_INT	-150	50	150	ps
Output to output Skew <sup>1</sup>	$T_{skew}$	$V_T = 50\%$		70	100	ps
Pulse Skew <sup>1</sup>	$T_{skewp}$				100	ps
Duty Cycle (differential) <sup>1,3</sup>	$D_C$	$V_T = 50\%$ , 66 MHz to 100 MHz	49.5	50	50.5	%
		$V_T = 50\%$ , 101 MHz to 167 MHz	49	50	51	
Rise Time, Fall Time <sup>1</sup>	$t_R$ , $t_F$	Single-ended 20 - 80 % Load = $120 \bar{\Omega} / 12 \text{ pF}$	450	550	950	ps

1. Guaranteed by design, not 100% tested in production.

2. Refers to transition on non-inverting output.

3. While the pulse skew is almost constant over frequency, the duty cycle error increases at higher frequencies.

This is due to the formula: duty cycle =  $t_{WH} / t_C$ , where the cycle time ( $t_C$ ) decreases as the frequency increases.

## General I<sup>2</sup>C serial interface information

The information in this section assumes familiarity with I<sup>2</sup>C programming.  
For more information, contact IDT for an I<sup>2</sup>C programming application note.

### How to Write:

- Controller (host) sends a start bit.
- Controller (host) sends the write address D4<sub>(H)</sub>
- IDT clock will **acknowledge**
- Controller (host) sends a dummy command code
- IDT clock will **acknowledge**
- Controller (host) sends a dummy byte count
- IDT clock will **acknowledge**
- Controller (host) starts sending first byte (Byte 0) through byte 6
- IDT clock will **acknowledge** each byte **one at a time**.
- Controller (host) sends a Stop bit

How to Write:	
Controller (Host)	IDT (Slave/Receiver)
Start Bit	
Address D4 <sub>(H)</sub>	
	<b>ACK</b>
Dummy Command Code	
	<b>ACK</b>
Dummy Byte Count	
	<b>ACK</b>
Byte 0	
	<b>ACK</b>
Byte 1	
	<b>ACK</b>
Byte 2	
	<b>ACK</b>
Byte 3	
	<b>ACK</b>
Byte 4	
	<b>ACK</b>
Byte 5	
	<b>ACK</b>
Byte 6	
	<b>ACK</b>
Byte 7	
	<b>ACK</b>
Stop Bit	


### How to Read:

- Controller (host) will send start bit.
- Controller (host) sends the read address D5<sub>(H)</sub>
- IDT clock will **acknowledge**
- IDT clock will send the **byte count**
- Controller (host) acknowledges
- IDT clock sends first byte (**Byte 0**) through **byte 7**
- Controller (host) will need to acknowledge each byte
- Controller (host) will send a stop bit

How to Read:	
Controller (Host)	IDT (Slave/Receiver)
Start Bit	
Address D5 <sub>(H)</sub>	
	<b>ACK</b>
	<b>Byte Count</b>
ACK	
	<b>Byte 0</b>
ACK	
	<b>Byte 1</b>
ACK	
	<b>Byte 2</b>
ACK	
	<b>Byte 3</b>
ACK	
	<b>Byte 4</b>
ACK	
	<b>Byte 5</b>
ACK	
	<b>Byte 6</b>
ACK	
	<b>Byte 7</b>
Stop Bit	

### Notes:

1. The IDT clock generator is a slave/receiver, I<sup>2</sup>C component. It can read back the data stored in the latches for verification. **Read-Back will support Intel PIIIX4 "Block-Read" protocol.**
2. The data transfer rate supported by this clock generator is 100K bits/sec or less (standard mode)
3. The input is operating at 3.3V logic levels.
4. The data byte format is 8 bit bytes.
5. To simplify the clock generator I<sup>2</sup>C interface, the protocol is set to use only **"Block-Writes"** from the controller. The bytes must be accessed in sequential order from lowest to highest byte with the ability to stop after any complete byte has been transferred. The Command code and Byte count shown above must be sent, but the data is ignored for those two bytes. The data is loaded until a Stop sequence is issued.
6. At power-on, all registers are set to a default condition, as shown.



209 mil SSOP

SYMBOL	In Millimeters		In Inches	
	MIN	MAX	MIN	MAX
A	-	2.00	-	.079
A1	0.05	-	.002	-
A2	1.65	1.85	.065	.073
b	0.22	0.38	.009	.015
c	0.09	0.25	.0035	.010
D	SEE VARIATIONS		SEE VARIATIONS	
E	7.40	8.20	.291	.323
E1	5.00	5.60	.197	.220
e	0.65 BASIC		0.0256 BASIC	
L	0.55	0.95	.022	.037
N	SEE VARIATIONS		SEE VARIATIONS	
alpha	0°	8°	0°	8°

VARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
28	9.90	10.50	.390	.413

MO-150 JEDEC  
Doc.# 10-0033 6/1/00 Rev B

## Ordering Information

93722yFLFT

Example:

XXXX y FLFT

- XXXX — Device Type (consists of 3 or 4 digit numbers)
- y — Revision Designator (will not correlate with datasheet revision)
- F — Package Type  
F = SSOP
- L — Designation for tape and reel packaging
- FT — Annealed Lead Free (optional)

93722

Dual Channel DDR II Zero Delay Buffer

Innovate with IDT and accelerate your future networks. Contact:

[www.IDT.com](http://www.IDT.com)

**For Sales**

800-345-7015  
408-284-8200  
Fax: 408-284-2775

**For Tech Support**

408-284-6578  
[pcclckhelp@idt.com](mailto:pcclckhelp@idt.com)

---

**Corporate Headquarters**

Integrated Device Technology, Inc.  
6024 Silver Creek Valley Road  
San Jose, CA 95138  
United States  
800 345 7015  
+408 284 8200 (outside U.S.)

**Asia Pacific and Japan**

Integrated Device Technology  
Singapore (1997) Pte. Ltd.  
Reg. No. 199707558G  
435 Orchard Road  
#20-03 Wisma Atria  
Singapore 238877  
+65 6 887 5505

**Europe**

IDT Europe, Limited  
Prime House  
Barnett Wood Lane  
Leatherhead, Surrey  
United Kingdom KT22 7DE  
+44 1372 363 339



[www.IDT.com](http://www.IDT.com)

© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.  
Printed in USA