

# DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR


### GENERAL DESCRIPTION

The ICS8702 is a low skew, ÷1, ÷2 Differential-to-LVCMOS Clock Generator. The ICS8702 is designed to translate any differential signal levels to LVCMOS/LVTTL levels. True or inverting, single-ended to LVCMOS translation can be achieved with a resistor bias on the nCLK or CLK inputs, respectively. The effective fan-out can be increased from 20 to 40 by utilizing the ability of the outputs to drive two series terminated lines.

The divide select inputs, DIV\_SELx, control the output frequency of each bank. The outputs can be utilized in the  $\div 1$ ,  $\div 2$  or a combination of  $\div 1$  and  $\div 2$  modes. The bank enable inputs, BANK\_EN0:1, supports enabling and disabling each bank of outputs individually. The master reset input, nMR/OE, resets the internal frequency dividers and also controls the enabling and disabling of all outputs simultaneously.

The ICS8702 is characterized at 3.3V and mixed 3.3V input supply, and 2.5V output supply operating modes. Guaranteed bank, output, multiple frequency and part-to-part skew characteristics make the ICS8702 ideal for those clock dis-tribution applications demanding well defined performance and repeatability.


# **BLOCK DIAGRAM**



### **F**EATURES

- Twenty LVCMOS outputs,  $7\Omega$  typical output impedance
- · One differential clock input pair
- CLK, nCLK supports the following input types: LVDS, LVPECL, LVHSTL, SSTL, HCSL
- · Maximum output frequency: 250MHz
- Translates any differential input signal (LVPECL, LVHSTL, LVDS) to LVCMOS levels without external bias networks
- Translates any single-ended input signal to LVCMOS levels with a resistor bias on nCLK input
- Bank enable logic allows unused banks to be disabled in reduced fanout applications
- · Output skew: 200ps (maximum)
- Bank skew: 150ps (maximum)
- Part-to-part skew: 650ps (maximum)
- · Multiple frequency skew: 250ps (maximum)
- 3.3V or mixed 3.3V input, 2.5V output operating supply modes
- 0°C to 70°C ambient operating temperature
- · Other divide values available on request
- Available in both standard and lead-free RoHS compliant packages

#### PIN ASSIGNMENT



48-Lead LQFP 7mm x 7mm x 1.4mm Y Package Top View

# Low Skew, ÷1, ÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

TABLE 1. PIN DESCRIPTIONS

| Number                                 | Name                       | Т      | уре      | Description   |
|--|----------------------------|--------|----------|---|
| 2, 5, 11, 26,<br>32, 35, 41, 44        | $V_{_{ m DDO}}$            | Power  |          | Output supply pins.   |
| 7, 9, 18,<br>28, 30, 37,<br>39, 46, 48 | GND                        | Power  |          | Output power supply.  |
| 16, 20                                 | V <sub>DD</sub>            | Power  |          | Positive supply pins.   |
| 25, 27, 29,<br>31, 33                  | QA0, QA1, QA2,<br>QA3, QA4 | Output |          | Bank A outputs. $7\Omega$ typical output impedance. LVCMOS/LVTTL interface levels.  |
| 34, 36, 38,<br>40, 42                  | QB0, QB1, QB2,<br>QB3, QB4 | Output |          | Bank B outputs. $7\Omega$ typical output impedance. LVCMOS/LVTTL interface levels.  |
| 43, 45, 47,<br>1, 3                    | QC0, QC1, QC2,<br>QC3, QC4 | Output |          | Bank C outputs. $7\Omega$ typical output impedance. LVCMOS/LVTTL interface levels.  |
| 4, 6, 8,<br>10, 12                     | QD0, QD1, QD2,<br>QD3, QD4 | Output |          | Bank D outputs. $7\Omega$ typical output impedance. LVCMOS/LVTTL interface levels.  |
| 22                                     | CLK                        | Input  | Pulldown | Non-inverting differential clock input.   |
| 21                                     | nCLK                       | Input  | Pullup   | Inverting differential clock input.   |
| 13                                     | DIV_SELD                   | Input  | Pullup   | Controls frequency division for Bank D outputs.  LVCMOS/LVTTL interface levels.   |
| 14                                     | DIV_SELC                   | Input  | Pullup   | Controls frequency division for Bank C outputs.  LVCMOS/LVTTL interface levels.   |
| 23                                     | DIV_SELB                   | Input  | Pullup   | Controls frequency division for Bank B outputs LVCMOS/LVTTL interface levels.   |
| 24                                     | DIV_SELA                   | Input  | Pullup   | Controls frequency division for Bank A outputs. LVCMOS/LVTTL interface levels.  |
| 17, 19                                 | BANK_EN1,<br>BANK_EN0      | Input  | Pullup   | Enables and disables outputs by banks. LVCMOS/LVTTL interface levels.   |
| 15                                     | nMR/OE                     | Input  | Pullup   | Master Reset and output enable. When HIGH, output drivers are enabled. When LOW, output drivers are in HiZ and dividers are reset. LVCMOS/LVTTL interface levels. |

NOTE: Pullup and Pulldown refer to internal input resistors. See Table 2, Pin Characteristics, for typical values.

TABLE 2. PIN CHARACTERISTICS

| Symbol                | Parameter                                  | Test Conditions             | Minimum | Typical | Maximum | Units |
|-----------------------|--|-----------------------------|---------|---------|---------|-------|
| C <sub>IN</sub>       | Input Capacitance                          |                             |         | 4       |         | pF    |
| R <sub>PULLUP</sub>   | Input Pullup Resistor                      |                             |         | 51      |         | kΩ    |
| R <sub>PULLDOWN</sub> | Input Pulldown Resistor                    |                             |         | 51      |         | kΩ    |
| C <sub>PD</sub>       | Power Dissipation Capacitance (per output) | $V_{DD} = V_{DDO} = 3.465V$ |         |         | 15      | pF    |
| R <sub>OUT</sub>      | Output Impedance                           |                             |         | 7       |         | Ω     |



TABLE 3A. CONTROL INPUT FUNCTION TABLE

|        | Inj      | outs     |          | Outputs |         |         |         |              |
|--------|----------|----------|----------|---------|---------|---------|---------|--------------|
| nMR/OE | BANK_EN1 | BANK_EN0 | DIV_SELx | QA0:QA4 | QB0:QB4 | QC0:QC4 | QD0:QD4 | Qx Frequency |
| 0      | Х        | Х        | Х        | Hi Z    | Hi Z    | Hi Z    | Hi Z    | zero         |
| 1      | 0        | 0        | 0        | Enabled | Hi Z    | Hi Z    | Hi Z    | fIN/2        |
| 1      | 1        | 0        | 0        | Enabled | Enabled | Hi Z    | Hi Z    | fIN/2        |
| 1      | 0        | 1        | 0        | Enabled | Enabled | Enabled | Hi Z    | fIN/2        |
| 1      | 1        | 1        | 0        | Enabled | Enabled | Enabled | Enabled | fIN/2        |
| 1      | 0        | 0        | 1        | Enabled | Hi Z    | Hi Z    | Hi Z    | fIN          |
| 1      | 1        | 0        | 1        | Enabled | Enabled | Hi Z    | Hi Z    | fIN          |
| 1      | 0        | 1        | 1        | Enabled | Enabled | Enabled | Hi Z    | fIN          |
| 1      | 1        | 1        | 1        | Enabled | Enabled | Enabled | Enabled | fIN          |

TABLE 3B. CLOCK INPUT FUNCTION TABLE

|        | Inputs         |                | Outputs | Input to Output Mode         | Polarity      |
|--------|----------------|----------------|---------|------------------------------|---------------|
| nMR/OE | CLK            | nCLK           | Qx0:Qx4 | input to Output Mode         | Polarity      |
| 1      | 0              | 1              | LOW     | Differential to Single Ended | Non Inverting |
| 1      | 1              | 0              | HIGH    | Differential to Single Ended | Non Inverting |
| 1      | 0              | Biased; NOTE 1 | LOW     | Single Ended to Single Ended | Non Inverting |
| 1      | 1              | Biased; NOTE 1 | HIGH    | Single Ended to Single Ended | Non Inverting |
| 1      | Biased; NOTE 1 | 0              | HIGH    | Single Ended to Single Ended | Inverting     |
| 1      | Biased; NOTE 1 | 1              | LOW     | Single Ended to Single Ended | Inverting     |

NOTE 1: Please refer to the Application Information section, which discusses "Wiring the Differential Input to Accept Single Ended Levels".



# Low Skew, $\div 1$ , $\div 2$

# DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

#### **ABSOLUTE MAXIMUM RATINGS**

Supply Voltage, V<sub>DD</sub> 4.6V

Inputs,  $V_I$  -0.5 V to  $V_{DD}$  + 0.5 V

Outputs,  $V_{O}$  -0.5V to  $V_{DDO}$  + 0.5V

Package Thermal Impedance, θ<sub>1Δ</sub> 47.9°C/W (0 Ifpm)

Storage Temperature, T<sub>STG</sub> -65°C to 150°C

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the *DC Characteristics* or *AC Characteristics* is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

Table 4A. Power Supply DC Characteristics,  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta =0°C to 70°C

| Symbol          | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-------------------------|-----------------|---------|---------|---------|-------|
| V <sub>DD</sub> | Positive Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| $V_{DDO}$       | Output Supply Voltage   |                 | 3.135   | 3.3     | 3.465   | V     |
| I <sub>DD</sub> | Power Supply Current    |                 |         |         | 95      | mA    |

### Table 4B. Power Supply DC Characteristics, $V_{DD} = 3.3V \pm 5\%$ , $V_{DDO} = 2.5V \pm 5\%$ , Ta = 0°C to 70°C to 7

| Symbol          | Parameter               | Test Conditions | Minimum | Typical | Maximum | Units |
|-----------------|-------------------------|-----------------|---------|---------|---------|-------|
| V <sub>DD</sub> | Positive Supply Voltage |                 | 3.135   | 3.3     | 3.465   | V     |
| $V_{DDO}$       | Output Supply Voltage   |                 | 2.375   | 2.5     | 2.625   | V     |
| I <sub>DD</sub> | Power Supply Current    |                 |         |         | 95      | mA    |

### Table 4C. LVCMOS /LVTTL DC Characteristics, $V_{DD} = V_{DDO} = 3.3 V \pm 5\%$ , Ta =0°C to 70°C

| Symbol          | Parameter             |   | Test Conditions                              | Minimum | Typical | Maximum               | Units |
|-----------------|-----------------------|---|--|---------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input<br>High Voltage | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_ENO, BANK_EN1,<br>nMR/OE |  | 2       |         | V <sub>DD</sub> + 0.3 | ٧     |
| V <sub>IL</sub> | Input<br>Low Voltage  | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_ENO, BANK_EN1,<br>nMR/OE |  | -0.3    |         | 0.8                   | V     |
| I <sub>IH</sub> | Input<br>High Current | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_ENO, BANK_EN1,<br>nMR/OE | $V_{DD} = V_{IN} = 3.465V$                   |         |         | 5                     | μΑ    |
| I <sub>IL</sub> | Input<br>Low Current  | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_ENO, BANK_EN1,<br>nMR/OE | $V_{DD} = 3.465V, V_{IN} = 0V$               | -150    |         |                       | μΑ    |
| V <sub>OH</sub> | Output High Voltage   |   | $V_{DD} = V_{DDO} = 3.135V$ $I_{OH} = -36mA$ | 2.6     |         |                       | V     |
| V <sub>OL</sub> | Output Low Voltage    |   | $V_{DD} = V_{DDO} = 3.135V$ $I_{OL} = 36mA$  |         |         | 0.5                   | V     |



 $\textbf{TABLE 4D. LVCMOS/LVTTL DC CHARACTERISTICS, V}_{DD} = 3.3V \pm 5\%, V_{DDO} = 2.5V \pm 5\%, TA = 0^{\circ}C \text{ to } 70^{\circ}C \text{ to } 7$ 

| Symbol          | Parameter             |   | Test Conditions                                       | Minimum | Typical | Maximum               | Units |
|-----------------|-----------------------|---|---|---------|---------|-----------------------|-------|
| V <sub>IH</sub> | Input<br>High Voltage | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_ENO, BANK_EN1,<br>nMR/OE |   | 2       |         | V <sub>DD</sub> + 0.3 | ٧     |
| V <sub>IL</sub> | Input<br>Low Voltage  | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_ENO, BANK_EN1,<br>nMR/OE |   | -0.3    |         | 0.8                   | V     |
| I <sub>IH</sub> | Input<br>High Current | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_ENO, BANK_EN1,<br>nMR/OE | $V_{DD} = V_{IN} = 3.465V$                            |         |         | 5                     | μΑ    |
| I <sub>IL</sub> | Input<br>Low Current  | DIV_SELA, DIV_SELB,<br>DIV_SELC, DIV_SELD,<br>BANK_ENO, BANK_EN1,<br>nMR/OE | $V_{DD} = 3.465V, V_{IN} = 0V$                        | -150    |         |                       | μΑ    |
| V <sub>OH</sub> | Output High Voltage   |   | $V_{DD} = 3.135V$ $V_{DDO} = 2.375V$ $I_{OL} = -27mA$ | 1.9     |         |                       | V     |
| V <sub>OL</sub> | Output Low Vo         | ltage   | $V_{DD} = 3.135V$ $V_{DDO} = 2.375V$ $I_{OL} = 27mA$  |         |         | 0.5                   | V     |

 $\textbf{Table 4E. Differential DC Characteristics, V}_{\text{DD}} = 3.3 \text{V} \pm 5\%, \text{ V}_{\text{DDO}} = 3.3 \text{V} \pm 5\% \text{ or } 2.5 \text{V} \pm 5\%, \text{ Ta} = 0^{\circ}\text{C to } 70^{\circ}\text{C}$ 

| Symbol            | Parameter                               |         | Test Conditions                | Minimum | Typical | Maximum | Units |
|-------------------|---|---------|--------------------------------|---------|---------|---------|-------|
|                   | Input High Current                      | CLK     | $V_{DD} = V_{IN} = 3.465V$     |         |         | 150     | μΑ    |
| 'ін               | Input High Current                      | nCLK    | $V_{DD} = V_{IN} = 3.465V$     |         |         | 5       | μΑ    |
|                   | Input Low Current                       | CLK     | $V_{DD} = 3.465V, V_{IN} = 0V$ | -5      |         |         | μΑ    |
| I I <sub>IL</sub> |   | nCLK    | $V_{DD} = 3.465V, V_{IN} = 0V$ | -150    |         |         | μΑ    |
| V <sub>PP</sub>   | Peak-to-Peak Input                      | Voltage |                                | 0.15    |         | 1.3     | V     |
|                   | Common Mode Input Voltage;<br>NOTE 1, 2 |         |                                | 1.8     |         | 2.4     | V     |
| V <sub>CMR</sub>  |   |         | DCM, LVHSTL, LVDS, SSTL Levels | 0.31    |         | 1.3     | V     |

NOTE 1: Common mode voltage is defined as  $V_{\rm IH}$ . NOTE 2: For single ended applications, the maximum input voltage for CLK and nCLK is  $V_{\rm DD}$  + 0.3V.



# Low Skew, $\div 1$ , $\div 2$

# DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

**Table 5A. AC Characteristics,**  $V_{DD} = V_{DDO} = 3.3V \pm 5\%$ , Ta =0°C to 70°C

| Symbol           | Parameter                          | Test Conditions                               | Minimum           | Typical  | Maximum           | Units |
|------------------|------------------------------------|---|-------------------|----------|-------------------|-------|
| f <sub>MAX</sub> | Output Frequency                   |   |                   |          | 250               | MHz   |
| t <sub>PD</sub>  | Propagation Delay; NOTE 1          | f ≤ 200MHz                                    | 2.2               |          | 3.5               | ns    |
| tsk(b)           | Bank Skew; NOTE 2, 7               | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 150               | ps    |
| tsk(o)           | Output Skew; NOTE 3, 7             | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 200               | ps    |
| tsk(w)           | Multiple Frequency Skew; NOTE 4, 7 | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 250               | ps    |
| tsk(pp)          | Part-to-Part Skew; NOTE 5, 7       | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 650               | ps    |
| t <sub>R</sub>   | Output Rise Time; NOTE 6           | 30% to 70%                                    | 280               |          | 850               | ps    |
| t <sub>F</sub>   | Output Fall Time; NOTE 6           | 30% to 70%                                    | 280               |          | 850               | ps    |
| odc              | Output Duty Cycle                  | f ≤ 200MHz                                    | tCYCLE/2<br>- 0.5 | tCYCLE/2 | tCYCLE/2<br>+ 0.5 | ns    |
|                  |                                    | f = 200MHz                                    | 2                 | 2.5      | 3                 | ns    |
| t <sub>EN</sub>  | Output Enable Time;<br>NOTE 6      | f = 10MHz                                     |                   |          | 6                 | ns    |
| t <sub>DIS</sub> | Output Disable Time;<br>NOTE 6     | f = 10MHz                                     |                   |          | 6                 | ns    |

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output at  $V_{\rm DDO}/2$ .

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{\rm DDO}/2$ .

NOTE 4: Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.

NOTE 5: Defined as the skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{ppo}/2$ .

NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.

Low Skew,  $\div 1$ ,  $\div 2$ 

# DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

Table 5B. AC Characteristics,  $V_{DD} = 3.3V \pm 5\%$ ,  $V_{DDO} = 2.5V \pm 5\%$ ,  $T_A = 0^{\circ}C$  to  $70^{\circ}C$ 

| Symbol           | Parameter                          | Test Conditions                               | Minimum           | Typical  | Maximum           | Units |
|------------------|------------------------------------|---|-------------------|----------|-------------------|-------|
| f <sub>MAX</sub> | Output Frequency                   |   |                   |          | 250               | MHz   |
| t <sub>PD</sub>  | Propagation Delay; NOTE 1          | f ≤ 200MHz                                    | 2.3               |          | 3.6               | ns    |
| tsk(b)           | Bank Skew; NOTE 2, 7               | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 150               | ps    |
| tsk(o)           | Output Skew; NOTE 3, 7             | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 200               | ps    |
| tsk(w)           | Multiple Frequency Skew; NOTE 4, 7 | Measured on rising edge atV <sub>DDO</sub> /2 |                   |          | 250               | ps    |
| tsk(pp)          | Part-to-Part Skew; NOTE 5, 7       | Measured on rising edge at $V_{\tiny DDO}/2$  |                   |          | 700               | ps    |
| t <sub>R</sub>   | Output Rise Time; NOTE 6           | 30% to 70%                                    | 280               |          | 850               | ps    |
| t <sub>F</sub>   | Output Fall Time; NOTE 6           | 30% to 70%                                    | 280               |          | 850               | ps    |
| odc              | Output Duty Cycle                  | f ≤ 200MHz                                    | tCYCLE/2<br>- 0.5 | tCYCLE/2 | tCYCLE/2<br>+ 0.5 | ns    |
|                  |                                    | f = 200MHz                                    | 2                 | 2.5      | 3                 | ns    |
| t <sub>EN</sub>  | Output Enable Time;<br>NOTE 6      | f = 10MHz                                     |                   |          | 6                 | ns    |
| t <sub>DIS</sub> | Output Disable Time;<br>NOTE 6     | f = 10MHz                                     |                   |          | 6                 | ns    |

All parameters measured at 200MHz unless noted otherwise.

NOTE 1: Measured from the differential input crossing point to the output at  $V_{\rm DDO}/2$ .

NOTE 2: Defined as skew within a bank of outputs at the same supply voltages and with equal load conditions.

NOTE 3: Defined as skew between outputs at the same supply voltage and with equal load conditions.

Measured at  $V_{DDO}/2$ .

NOTE 4: Defined as skew across banks of outputs operating at different frequency with the same supply voltages and equal load conditions.


NOTE 5: Defined as the skew between outputs on different devices operating at the same supply voltages and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at  $V_{nno}/2$ .


NOTE 6: These parameters are guaranteed by characterization. Not tested in production.

NOTE 7: This parameter is defined in accordance with JEDEC Standard 65.




# PARAMETER MEASUREMENT INFORMATION







#### 3.3V CORE/3.3V OUTPUT LOAD AC TEST CIRCUIT









#### DIFFERENTIAL INPUT LEVEL




#### **OUTPUT SKEW**



#### PART-TO-PART SKEW



#### PROPAGATION DELAY



#### OUTPUT DUTY CYCLE/PULSE WIDTH/PERIIOD

**OUTPUT RISE/FALL TIME** 




## **APPLICATION INFORMATION**

#### WIRING THE DIFFERENTIAL INPUT TO ACCEPT SINGLE ENDED LEVELS

Figure 1 shows how the differential input can be wired to accept single ended levels. The reference voltage  $V_REF = V_{DD}/2$  is generated by the bias resistors R1, R2 and C1. This bias circuit should be located as close as possible to the input pin. The

ratio of R1 and R2 might need to be adjusted to position the V\_REF in the center of the input voltage swing. For example, if the input clock swing is only 2.5V and  $V_{\rm DD} = 3.3V$ , V\_REF should be 1.25V and R2/R1 = 0.609.



#### RECOMMENDATIONS FOR UNUSED INPUT AND OUTPUT PINS

INPUTS: OUTPUTS:

#### **CLK/nCLK INPUT:**

For applications not requiring the use of the differential input, both CLK and nCLK can be left floating. Though not required, but for additional protection, a  $1k\Omega$  resistor can be tied from CLK to ground.

#### LVCMOS Control Pins:

All control pins have internal pull-ups or pull-downs; additional resistance is not required but can be added for additional protection. A  $1k\Omega$  resistor can be used.

#### LVCMOS OUTPUT:

All unused LVCMOS output can be left floating. We recommend that there is no trace attached.

# Low Skew, ÷1, ÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

#### **POWER CONSIDERATIONS**

For Power Dissipation, please refer to a separate Application Note: Power Dissipation for LVCMOS Buffer.

#### **DRIVER TERMINATION**

For LVCMOS Output Termination, please refer to a separate Application Note: LVCMOS Driver Termination.

# **RELIABILITY INFORMATION**

Table 7.  $\theta_{\text{JA}} \text{vs. A} \text{ir Flow Table for 48 LQFP}$ 

# $\theta_{JA}$ by Velocity (Linear Feet per Minute)

|  | 0        | 200      | 500      |
|--|----------|----------|----------|
| Single-Layer PCB, JEDEC Standard Test Boards | 67.8°C/W | 55.9°C/W | 50.1°C/W |
| Multi-Layer PCB, JEDEC Standard Test Boards  | 47.9°C/W | 42.1°C/W | 39.4°C/W |

NOTE: Most modern PCB designs use multi-layered boards. The data in the second row pertains to most designs.

#### TRANSISTOR COUNT

The transistor count for ICS8702 is: 1746



# ICS8702 Low Skew, ÷1, ÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

#### PACKAGE OUTLINE - Y SUFFIX FOR 48 LQFP




TABLE 8. PACKAGE DIMENSIONS

| JEDEC VARIATION ALL DIMENSIONS IN MILLIMETERS |            |         |         |  |  |
|---|------------|---------|---------|--|--|
| SYMBOL  | BBC        |         |         |  |  |
|   | MINIMUM    | NOMINAL | MAXIMUM |  |  |
| N   | 48         |         |         |  |  |
| Α   |            |         | 1.60    |  |  |
| A1  | 0.05       |         | 0.15    |  |  |
| A2  | 1.35       | 1.40    | 1.45    |  |  |
| b   | 0.17       | 0.22    | 0.27    |  |  |
| С   | 0.09       |         | 0.20    |  |  |
| D   | 9.00 BASIC |         |         |  |  |
| D1  | 7.00 BASIC |         |         |  |  |
| D2  | 5.50 Ref.  |         |         |  |  |
| E   | 9.00 BASIC |         |         |  |  |
| E1  | 7.00 BASIC |         |         |  |  |
| E2  | 5.50 Ref.  |         |         |  |  |
| е   | 0.50 BASIC |         |         |  |  |
| L   | 0.45       | 0.60    | 0.75    |  |  |
| θ   | 0°         |         | 7°      |  |  |
| ccc   |            |         | 0.08    |  |  |

Reference Document: JEDEC Publication 95, MS-026



# Low Skew, ÷1, ÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

TABLE 9. ORDERING INFORMATION

| Part/Order Number | Marking     | Package                  | Shipping<br>Packaging | Temperature |
|-------------------|-------------|--------------------------|-----------------------|-------------|
| 8702BY            | ICS8702BY   | 48 Lead LQFP             | tray                  | 0°C to 70°C |
| 8702BYT           | ICS8702BY   | 48 Lead LQFP             | 1000 tape & reel      | 0°C to 70°C |
| 8702BYLF          | ICS8702BYLF | 48 Lead "Lead-Free" LQFP | tray                  | 0°C to 70°C |
| 8702BYLFT         | ICS8702BYLF | 48 Lead "Lead-Free" LQFP | 1000 tape & reel      | 0°C to 70°C |

NOTE: Parts that are ordered with an "LF" suffix to the part number are the Pb-Free configuration and are RoHS compliant.

While the information presented herein has been checked for both accuracy and reliability, Integrated Device Technology, Inc. (IDT) assumes no responsibility for either its use or for infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial and industrial applications. Any other applications such as those requiring high reliability, or other extraordinary environmental requirements are not recommended without additional processing by IDT. IDT reserves the right to change any circuitry or specifications without notice. IDT does not authorize or warrant any IDT product for use in life support devices or critical medical instruments.



# $Low~Skew, \div 1, \div 2\\ Differential-to-LVCMOS/LVTTL~Clock~Generator$

| REVISION HISTORY SHEET |       |          |  |          |  |
|------------------------|-------|----------|--|----------|--|
| Rev                    | Table | Page     | Description of Change  |          |  |
| В                      | AA 4  |          | Revised IDD row from 70mA Maximum to 95mA Maximum.   | 0/0/01   |  |
|                        |       | 6        | Revised IDD row from 70mA Maximum to 95mA Maximum.   | 8/2/01   |  |
|                        | 4B    | 4        | Revised $V_{IH}$ row from 3.8 Maximum to $V_{DD}$ + 0.3 Maximum.   |          |  |
| С                      | C 4E  |          | Revised $V_{IH}$ row from 3.8 Maximum to $V_{DD}$ + 0.3 Maximum.   | 11/28/01 |  |
|                        |       | 11       | Added Power Dissipation and Driver Termination notes.  |          |  |
|                        |       | 2        | Pin Description Table revised nMR/OE description.  |          |  |
| С                      | 1     | 10       | Updated Output Rise/Fall Time Diagram.   | 8/21/02  |  |
|                        |       |          | Format changes.  |          |  |
|                        |       | 1        | Features Section added Lead-Free bullet.   |          |  |
|                        |       | 2        | Pin Characteristics Table - changed C <sub>IN</sub> 4pF max to 4pF typical.  |          |  |
| D T2                   | 12    | 9        | Added Recommendations for Unused Input and Output Pins.  | 1/17/06  |  |
|                        |       | 12       | Ordering Information Table - added lead-free part number, marking, and note.   |          |  |
|                        |       |          | Updated datasheet layout.  |          |  |
| E                      | Т9    | 12<br>14 | Updated datasheet's header/footer with IDT from ICS. Removed ICS prefix from Part/Order Number column. Added Contact Page. |          |  |

# Low Skew, ÷1, ÷2 DIFFERENTIAL-TO-LVCMOS/LVTTL CLOCK GENERATOR

# We've Got Your Timing Solution.



6024 Silver Creek Valley Road San Jose, CA 95138

Sales

800-345-7015 (inside USA) +408-284-8200 (outside USA)

Fax: 408-284-2775

Tech Support netcom@idt.com

© 2010 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT, the IDT logo, ICS and HiPerClockS are trademarks of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.

Printed in USA