

## HIGH-SPEED 8K x 16 DUAL-PORT STATIC RAM

### IDT7025S/L

### **Features**

- True Dual-Ported memory cells which allow simultaneous reads of the same memory location
- High-speed access
  - Military: 20/25/35/55/70ns (max.)
  - Industrial: 55ns (max.)
  - Commercial: 15/17/20/25/35/55ns (max.)
- Low-power operation
  - IDT7025S

Active: 750mW (typ.)

Standby: 5mW (typ.)

- IDT7025L


Active: 750mW (typ.)

Standby: 1mW (typ.)

 Separate upper-byte and lower-byte control for multiplexed bus compatibility

- IDT7025 easily expands data bus width to 32 bits or more using the Master/Slave select when cascading more than one device
- M/S = H for BUSY output flag on Master
   M/S = L for BUSY input on Slave
- Interrupt Flag
- On-chip port arbitration logic
- Full on-chip hardware support of semaphore signaling between ports
- Fully asynchronous operation from either port
- Battery backup operation—2V data retention
- \* TTL-compatible, single 5V (±10%) power supply
- Available in 84-pin PGA, Flatpack, PLCC, and 100-pin Thin Quad Flatpack
- Industrial temperature range (-40°C to +85°C) is available for selected speeds
- Green parts available, see ordering information

## Functional Block Diagram



#### NOTES:

- 1. (MASTER): BUSY is output; (SLAVE): BUSY is input.
- 2. BUSY outputs and INT outputs are non-tri-stated push-pull.

**JULY 2012** 

### Description

The IDT7025 is a high-speed 8K x 16 Dual-Port Static RAM. The IDT7025 is designed to be used as a stand-alone 128K-bit Dual-Port RAM or as a combination MASTER/SLAVE Dual-Port RAM for 32-bit or more word systems. Using the IDT MASTER/SLAVE Dual-Port RAM approach in 32-bit or wider memory system applications results in full-speed, error-free operation without the need for additional discrete logic.


This device provides two independent ports with separate control, address, and I/O pins that permit independent, asynchronous access for reads or writes to any location in memory. An automatic power down

feature controlled by Chip Enable  $(\overline{CE})$  permits the on-chip circuitry of each port to enter a very low standby power mode.

Fabricated using IDT's CMOS high-performance technology, these devices typically operate on only 750mW of power. Low-power (L) versions offer battery backup data retention capability with typical power consumption of 500µW from a 2V battery.

The IDT7025 is packaged in a ceramic 84-pin PGA, an 84-pin Flatpack, PLCC, and a 100-pin TQFP. Military grade product is manufactured in compliance with the latest revision of MIL-PRF-38535 QML, making it ideally suited to military temperature applications demanding the highest level of performance and reliability.

## Pin Configurations (1,2,3)



# Pin Configurations(1,2,3) (con't.)

63	61	60	58	55	54	51	48	46	45	42
I/O7L	I/O <sub>5</sub> L	I/O4L	I/O2L	I/OoL	ŌĒL	SEML	<u>LB</u> L	A11L	A10L	A7L
66	64	62	59	56	49	50	47	44	43	40
I/O10L	I/O <sub>8</sub> L	I/O6L	I/O3L	I/O1L	ŪB∟	CEL	A12L	A9L	A8L	A5L
67	65		I	57	53	52			41	39
I/O11L	I/O <sub>9</sub> L			GND	Vcc		A6L	A4L		
69	68					J		38	37	
I/O13L	I/O12L						Азь	A <sub>2</sub> L		
72	71	73				33	35	34		
I/O15L	I/O14L	Vcc			IDT7025		BUSYL	A <sub>0</sub> L	ĪNT∟	
75	70	74						32	31	36
I/O <sub>0</sub> R	GND	GND						GND	M/S	A1L
76	77	78			rop view	(5)		28	29	30
I/O1R	I/O2R	Vcc						Aor	ĪN₹R	BUSYR
79	80								26	27
I/O <sub>3R</sub>	I/O4R								A2R	A1R
81	83			7	11	12			23	25
I/O <sub>5</sub> R	I/O7R			GND	GND	SEMR			A <sub>5</sub> R	A3R
82	1	2	5	8	10	14	17	20	22	24
I/O6R	I/O9R	I/O10R	I/O13R	I/O15R	R/W̄R	<del>UB</del> R	A11R	A8R	A6R	A4R
84	3	4	6	9	15	13	16	18	19	21
I/O8R	I/O11R	I/O12R	I/O14R	ŌĒR	<u>LB</u> R	CER	A12R	A10R	A9R	A7R
Α	В	С	D	E	F	G	Н	J	K	L
										2683 drw
	66 I/O10L 67 I/O11L 69 I/O13L 72 I/O15L 75 I/O0R 76 I/O1R 79 I/O3R 81 I/O5R 82 I/O6R 84 I/O8R	66 64 I/O10L I/O8L 67 65 I/O11L I/O9L 69 68 I/O13L I/O12L 72 71 I/O15L I/O14L 75 70 I/O1R I/O2R 79 80 I/O3R I/O4R 81 83 I/O5R I/O7R 82 1 I/O6R I/O9R 84 3 I/O8R I/O9R	66 64 62 I/O10L I/O8L I/O6L 67 65 I/O11L I/O9L 69 68 I/O13L I/O12L 72 71 73 I/O15L I/O14L VCC 75 70 74 GND GND 76 77 78 VCC 79 80 I/O3R I/O4R 81 83 I/O5R I/O7R 82 1 2 I/O6R I/O9R I/O10R 84 3 I/O8R I/O11R I/O12R	66 64 62 59 I/O10L I/O8L I/O6L I/O3L 67 65 I/O11L I/O9L 69 68 I/O13L I/O12L 72 71 73 I/O15L I/O14L VCC 75 70 74 I/O0R GND GND 76 77 78 I/O1R I/O2R VCC 79 80 I/O3R I/O4R 81 83 I/O5R I/O7R 82 1 2 5 I/O6R I/O9R I/O10R I/O13R 84 3 4 6 I/O8R I/O11R I/O12R I/O14R	66 64 62 59 56 1/O10L 1/O8L 1/O6L 1/O6L 1/O3L 1/O1L 67 65 1/O11L 1/O9L 69 68 1/O13L 1/O12L 72 71 73 1/O15L 1/O14L VCC 75 70 74 1/O0R GND GND 76 77 78 1/O1R 1/O2R VCC 79 80 1/O3R 1/O4R 81 83 1/O5R 1/O7R 70 70 70 70 70 70 70 70 70 70 70 70 70	66 64 62 59 56 49 1/O1L \( \begin{array}{c ccccccccccccccccccccccccccccccccccc	66 64 62 59 56 49 50  I/O10L I/O8L I/O6L I/O3L I/O1L UBL CEL  67 65  I/O11L I/O9L  69 68  I/O13L I/O12L  72 71 73  I/O15L I/O14L VCC  75 70 74  I/O0R GND GND  76 77 78  I/O1R I/O2R VCC  79 80  I/O3R I/O4R  81 83  I/O5R I/O7R  82 1 2 5 8 10 14  I/O6R I/O9R I/O10R I/O13R I/O15R R/WR UBR  84 3 4 6 9 0ER  I/O14R I/O18R I/O18R I/O14R  86 0ER  I/O17	66 64 62 59 56 49 50 47  I/O10L I/O8L I/O6L I/O3L I/O1L IIBL CEL A12L  67 65  I/O11L I/O9L  69 68  I/O13L I/O14L VCC  72 71 73  I/O15L I/O14L VCC  75 70 74  I/O0R GND GND  76 77 78  I/O1R I/O2R VCC  79 80  I/O3R I/O4R  81 83  I/O5R I/O7R  82 1 2 5 8 10 14 17  I/O6R I/O9R I/O10R I/O10R I/O13R I/O15R R/WR IIBR A11R  84 3 1/O6R I/O9R I/O10R I/O13R I/O15R R/WR IIBR A11R  84 3 4 6 9 15 IBR CER A12R	66 64 62 59 56 49 50 47 44 A9L  67 65	66 64 62 59 56 49 50 47 444 43 A8L 667 65

- 1. All Vcc pins must be connected to power supply.
- 2. All GND pins must be connected to ground supply.
- 3. Package body is approximately 1.12 in x 1.12 in x .16 in.
- 4. This package code is used to reference the package diagram.
- 5. This text does not indicate orientation of the actual part-marking.

## **Pin Names**

Left Port	Right Port	Names
ĒĒ	<b>C</b> ĒR	Chip Enable
R/WL	R/WR	Read/Write Enable
ŌĒL	<del>OE</del> r	Output Enable
A0L - A12L	A0R - A12R	Address
I/O0L - I/O15L	I/Oor - I/O15R	Data Input/Output
SEML	SEM <sub>R</sub>	Semaphore Enable
ŪB∟	ŪB̄R	Upper Byte Select
<u>ΓΒ</u> ι	ŪBR	Lower Byte Select
ĪNTL	ĪNTR	Interrupt Flag
BUSYL	BUSYR	Busy Flag
N	/S	Master or Slave Select
V	cc	Power
G	ND	Ground

2683 tbl 01

Truth Table I: Non-Contention Read/Write Control

		Inpu	uts <sup>(1)</sup>			Out	puts	
CE	R/W	ŌĒ	ŪB	LВ	SEM	I/O8-15	I/O <sub>0-7</sub>	Mode
Н	Х	Х	Х	Х	Η	High-Z	High-Z	Deselected
Х	Х	Х	Н	Н	Η	High-Z	High-Z	Both Bytes Deselected
L	L	Х	L	Н	Η	DATAIN	High-Z	Write to Upper Byte Only
L	L	Х	Н	L	Н	High-Z	DATAIN	Write to Lower Byte Only
L	L	Х	L	L	Η	DATAIN	DATAIN	Write to Both Bytes
L	Н	L	L	Н	Н	DATAout	High-Z	Read Upper Byte Only
L	Н	L	Н	L	H	High-Z	DATAout	Read Lower Byte Only
L	Н	L	L	L	Η	DATAout	DATAout	Read Both Bytes
Х	Х	Н	Х	Х	Х	High-Z	High-Z	Outputs Disabled

NOTE: 2683 tbl 02

Truth Table II: Semaphore Read/Write Control<sup>(1)</sup>

		Inp	outs			Out	puts	
ΖĒ	R/W	ŌĒ	ŪB	ĪВ	SEM	I/O8-15	I/O <sub>0-7</sub>	Mode
Н	Н	L	Х	Х	L	DATAout	DATAout	Read Semaphore Flag Data Out
Х	Н	L	Н	Н	L	DATAout	DATAout	Read Semaphore Flag Data Out
Н	<b>↑</b>	Х	Х	Х	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
Х	<b>↑</b>	Х	Н	Н	L	DATAIN	DATAIN	Write I/Oo into Semaphore Flag
L	Х	Х	L	Х	L	_	_	Not Allowed
L	Х	Х	Х	L	L		_	Not Allowed

2683 tbl 03

<sup>1.</sup>  $A_{0L}$  —  $A_{12L} \neq A_{0R}$  —  $A_{12R}$ .

<sup>1.</sup> There are eight semaphore flags written to via  $1/O_0$  and read from  $1/O_0$  -  $1/O_{15}$ . These eight semaphores are addressed by  $A_0$  -  $A_2$ .

## Absolute Maximum Ratings(1)

Symbol	Rating	Commercial & Industrial	Military	Unit
VTERM <sup>(2)</sup>	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	٧
TBIAS	Temperature Under Bias	-55 to +125	-65 to +135	°C
Tstg	Storage Temperature	-65 to +150	-65 to +150	°C
ЮИТ	DC Output Current	50	50	mA

#### NOTES:

- Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
- 2. VTERM must not exceed Vcc + 10% for more than 25% of the cycle time or 10ns maximum, and is limited to ≤ 20 mA for the period over VTERM ≥ Vcc + 10%.

## Capacitance(1) (TA = +25℃, f = 1.0mhz)

Symbol	Parameter	Conditions <sup>(2)</sup>	Max.	Unit
CIN	Input Capacitance	VIN = 3dV	9	pF
Соит	Output Capacitance	Vout = 3dV	10	pF

#### 2683 tbl 07

- NOTES:1. This parameter is determined by device characterization but is not production tested. For TQFP package only.
- 3dV references the interpolated capacitance when the input and output signals switch from 0V to 3V or from 3V to 0V.

# Maximum Operating Temperature and Supply Voltage<sup>(1)</sup>

	<i>)</i>		
Grade	Ambient Temperature	GND	Vcc
Military	-55°C to +125°C	0V	5.0V <u>+</u> 10%
Commercial	0°C to +70°C	0V	5.0V <u>+</u> 10%
Industrial	-40°C to +85°C	0V	5.0V <u>+</u> 10%

#### NOTES:

2683 tbl 05

1. This is parameter TA. This is the "instant on" case temperature.

# Recommended DC Operating Conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vcc	Supply Voltage	4.5	5.0	5.5	٧
GND	Ground	0	0	0	٧
VIH	Input High Voltage	2.2	_	6.0(2)	٧
VIL	Input Low Voltage	-0.5 <sup>(1)</sup>		0.8	V

2683 tbl 06

- NOTES:
- 1.  $V_{IL} \ge -1.5V$  for pulse width less than 10ns.
- 2. VTERM must not exceed Vcc + 10%.

# DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range (Vcc = 5.0V ± 10%)

			702	7025S		7025L		
Symbol	Parameter	Test Conditions	Min.	Max.	Min.	Max.	Unit	
IILI	Input Leakage Current <sup>(1)</sup>	Vcc = 5.5V, ViN = 0V to Vcc	_	10	_	5	μA	
IILOI	Output Leakage Current	Vout = 0V to Vcc	_	10	_	5	μA	
Vol	Output Low Voltage	IoL = +4mA	_	0.4	_	0.4	٧	
Voh	Output High Voltage	IOH = -4mA	2.4	_	2.4	_	٧	

#### NOTE:

2683 tbl 08

1. At Vcc ≤ 2.0V input leakages are undefined.

# DC Electrical Characteristics Over the 0perating Temperature and Supply Voltage Range<sup>(1)</sup> ( $Vcc = 5.0V \pm 10\%$ )

					7025 Com'l		7025 Com'l		Com'	X20 I, Ind litary	7025 Com Mili		
Symbol	Parameter	Test Condition	Version		Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	CE = VIL, Outputs Disabled   SEM = VIH   f = fMAX <sup>(3)</sup>	COM'L	S L	170 170	310 260	170 170	310 260	160 160	290 240	155 155	265 220	mA
	(Both Foris Active)	T = IMAX	MIL & IND	S L	_				160 160	370 320	155 155	340 280	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	CEL = CER = VIH SEMR = SEML = VIH	COM'L	S L	20 20	60 50	20 20	60 50	20 20	60 50	16 16	60 50	mA
	Lever lipus)		MIL & IND	S L	_	1 1			20 20	90 70	16 16	80 65	
ISB2	Standby Current (One Port - TTL Level Inputs)	CE'A" = VIL and CE'B" = VIH <sup>(5)</sup> Active Port Outputs Disabled, f=ftMAX <sup>(3)</sup>	COM'L	S L	105 105	190 160	105 105	190 160	95 95	180 150	90 90	170 140	mA
	Level lipus)	$\frac{ E MAX^{eq}}{SEMR} = \frac{\overline{SEML}}{\overline{SEML}} = VH$	MIL & IND	S L	_				95 95	240 210	90 90	215 180	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	$\overline{CE}$ and $\overline{CE}$ R $\geq$ Vcc - 0.2V, VIN $\geq$ Vcc - 0.2V or VIN $\leq$ 0.2V, f = 0 <sup>(4)</sup>	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	1.0 0.2	15 5	mA
	Givios Level Inpuis)	<u>VIN ≤ 0.2V, 1 = 0.07</u> <u>SEMR = SEML ≥ Vcc - 0.2V</u>	MIL & IND	S L	_		_		1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	CE'a" ≤ 0.2V and CE'B" ≥ Vcc - 0.2V <sup>(5)</sup>	COM'L	S L	100 100	170 140	100 100	170 140	90 90	155 130	85 85	145 120	mA
	TOWOS Level Inputs)		MIL & IND	S L				_	90 90	225 200	85 85	200 170	

2683 tbl 09a

					7025 Com Mili	ı'l &	7025 Com'l & Mil	l, Ind	7025 Militar		
Symbol	Parameter	Test Condition	Versio	n	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Typ. <sup>(2)</sup>	Max.	Unit
Icc	Dynamic Operating Current (Both Ports Active)	$\overline{\overline{CE}}$ = V <sub>IL</sub> , Outputs Disabled $\overline{\overline{SEM}}$ = V <sub>IH</sub> $f$ = f <sub>MAX</sub> (s)	COM'L	S L	150 150	250 210	150 150	250 210	-		mA
	(Bolli Folis Active)	T = IMAX**	MIL & IND	S L	150 150	300 250	150 150	300 250	140 140	300 250	
ISB1	Standby Current (Both Ports - TTL Level Inputs)	$\overline{CEL} = \overline{CER} = VIH$ $\overline{SEMR} = \overline{SEML} = VIH$ $f = f_{MAX}^{(0)}$	COM'L	S L	13 13	60 50	13 13	60 50			mA
	Level iripuis)	T = IMAX <sup>e</sup> <sup>7</sup>	MIL & IND	S L	13 13	80 65	13 13	80 65	10 10	80 65	
ISB2	Standby Current (One Port - TTL Level Inputs)	CE'A* = VIL and CE'B* = VIH <sup>(6)</sup> Active Port Outputs Disabled, f=fMAX <sup>(9)</sup>	COM'L	S L	85 85	155 130	85 85	155 130	11	-	mA
	Level Inpuis)	SEMR = SEML = VIH	MIL & IND	S L	85 85	190 160	85 85	190 160	80 80	190 160	
ISB3	Full Standby Current (Both Ports - CMOS Level Inputs)	$\overline{CE}$ L and $\overline{CE}$ R $\geq$ Vcc - 0.2V, VN $\geq$ Vcc - 0.2V or	COM'L	S L	1.0 0.2	15 5	1.0 0.2	15 5	-		mA
	CiviOS Level Iripuis)	$\frac{V_{IN} = 0.2V, f = 0^{(4)}}{SEMR = SEML \ge VCC - 0.2V}$	MIL & IND	S L	1.0 0.2	30 10	1.0 0.2	30 10	1.0 0.2	30 10	
ISB4	Full Standby Current (One Port - CMOS Level Inputs)	$\overline{CE}A^* \leq 0.2V$ and $\overline{CE}B^* \geq Vcc - 0.2V^{(5)}$	COM'L	S L	80 80	135 110	80 80	135 110			mA
	TOWOS Level Iliputs)	$\overline{SEMR} = \overline{SEML} \ge Vcc - 0.2V$ $VN \ge Vcc - 0.2\overline{V} \text{ or } Vln \le 0.2V$ Active Port Outputs Disabled, $f = f_MAX^{(0)}$	MIL & IND	S L	80 80	175 150	80 80	175 150	75 75	175 150	

### NOTES:

- 1. 'X' in part number indicates power rating (S or L)
- 2. Vcc = 5V, TA = +25°C, and are not production tested. Icc dc = 120mA (TYP)
- 3. At f = fMAX, address and I/O's are cycling at the maximum frequency read cycle of 1/tnc, and using "AC Test Conditions" of input levels of GND to 3V.
- 4. f = 0 means no address or control lines change.
- 5. Port "A" may be either left or right port. Port "B" is the opposite from port "A".

2683 tbl 09b

2683 tbl 10


## **Data Retention Characteristics Over All Temperature Ranges** (L Version Only)

Symbol	Parameter	Test Conditi	ion	Min.	Typ. <sup>(1)</sup>	Max.	Unit
VDR	Vcc for Data Retention	Vcc = 2V		2.0	_	_	٧
ICCDR	Data Retention Current	<del>CE</del> ≥ VHC	MIL. & IND.	_	100	4000	μA
		VIN ≥ VHC or ≤ VLC	COM'L.	_	100	1500	
tcdr(3)	Chip Deselect to Data Retention Time	SEM ≥ VHC		0	_	_	ns
tR <sup>(3)</sup>	Operation Recovery Time			tRC <sup>(2)</sup>	_	_	ns

#### NOTES:

- 1. TA = +25°C, Vcc = 2V, and are not production tested.
- 2. tRC = Read Cycle Time
- 3. This parameter is guaranteed by device characterization, but is not production tested.
- 4. At Vcc ≤ 2.0V input leakages are undefined.

### **Data Retention Waveform**



### **AC Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	5ns Max.
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	Figures 1 and 2

2683 tbl 11




Figure 1. AC Output Test Load

Figure 2. Output Test Load (for tLz, tHz, twz, tow) \* including scope and jig.

## **AC Electrical Characteristics Over the** Operating Temperature and Supply Voltage Range<sup>(4)</sup>

		7025X15 Com'l Only			7025X17 Com'l Only		5X20 'I, Ind ilitary	7025X25 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE										
trc	Read Cycle Time	15	_	17	_	20	_	25	_	ns
taa	Address Access Time	_	15		17		20		25	ns
tACE	Chip Enable Access Time <sup>(3)</sup>	_	15	_	17		20		25	ns
tabe	Byte Enable Access Time <sup>(3)</sup>	_	15	_	17	_	20	_	25	ns
taoe	Output Enable Access Time <sup>(3)</sup>		10		10		12		13	ns
tон	Output Hold from Address Change	3		3	_	3	_	3	_	ns
<b>t</b> LZ	Output Low-Z Time (12)	3	_	3	_	3	_	3	_	ns
tнz	Output High-Z Time <sup>(12)</sup>	_	10	_	10		12		15	ns
t₽U	Chip Enable to Power Up Time (1,2)	0	_	0	_	0	_	0	_	ns
<b>t</b> PD	Chip Disable to Power Down Time (1,2)		15		17		20		25	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	10	_	10	_	10	_	10	_	ns
tsaa	Semaphore Address Access <sup>(3)</sup>	_	15	_	17	_	20	_	25	ns

2683 tbl 12a


		Con	5X35 n'l & itary	7025X55 Com'l, Ind & Military		7025X70 Military Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
READ CYCLE								
trc	Read Cycle Time	35	_	55	-	70	_	ns
taa	Address Access Time		35		55		70	ns
tace	Chip Enable Access Time <sup>(3)</sup>	_	35	_	55	-	70	ns
<b>t</b> ABE	Byte Enable Access Time <sup>(3)</sup>	_	35	_	55	-	70	ns
taoe	Output Enable Access Time <sup>(3)</sup>	1	20	-	30	_	35	ns
tон	Output Hold from Address Change	3		3	1	3	-	ns
<b>t</b> LZ	Output Low-Z Time <sup>(12)</sup>	3		3	-	3	-	ns
tHZ	Output High-Z Time <sup>(12)</sup>	-	15	_	25	_	30	ns
t₽U	Chip Enable to Power Up Time (1,2)	0	_	0	_	0	_	ns
tPD .	Chip Disable to Power Down Time (1,2)	_	35	_	50	_	50	ns
tsop	Semaphore Flag Update Pulse (OE or SEM)	15	_	15	_	15		ns
tsaa	Semaphore Address Access <sup>(3)</sup>	_	35	_	55	_	70	ns

### NOTES:

- 1. Transition is measured 0mV from Low or High-impedance voltage with Output Test Load (Figure 2).
- This parameter is guaranteed by device characterazation, but is not production tested.
   To access RAM, CE = VIL, UB or LB = VIL, and SEM = VIH. To access semephore, CE = VIH or UB & LB = VIH, and SEM = VIL.
- 4. 'X' in part number indicates power rating (S or L).

2683 tbl 12b


## Waveform of Read Cycles<sup>(5)</sup>



#### NOTES:

- 1. Timing depends on which signal is asserted last,  $\overline{OE}$ ,  $\overline{CE}$ ,  $\overline{LB}$ , or  $\overline{UB}$ .
- 2. Timing depends on which signal is de-asserted first,  $\overline{\text{CE}}$ ,  $\overline{\text{OE}}$ ,  $\overline{\text{LB}}$ , or  $\overline{\text{UB}}$ .
- 3. tedd delay is required only in case where opposite port is completing a write operation to the same address location for simultaneous read operations BUSY has no relation to valid output data.
- 4. Start of valid data depends on which timing becomes effective last tABE, tAOE, tACE, tAA or tBDD.
- 5.  $\overline{SEM} = VIH.$

## Timing of Power-Up Power-Down



# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage<sup>(5)</sup>

			5X15 I Only		5X17 I Only	Com	5X20 'I, Ind ilitary	7025X25 Com'l & Military		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE										
twc	Write Cycle Time	15		17	_	20		25		ns
tew	Chip Enable to End-of-Write <sup>(3)</sup>	12	_	12	_	15		20	_	ns
taw	Address Valid to End-of-Write	12	_	12	_	15		20	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0	_	0	_	0	_	ns
twp	Write Pulse Width	12	_	12	_	15		20	_	ns
twr	Write Recovery Time	0	_	0		0		0		ns
tow	Data Valid to End-of-Write	10	_	10	_	15		15	_	ns
tHZ	Output High-Z Time (1.2)		10		10		12		15	ns
tDH	Data Hold Time <sup>(4)</sup>	0	_	0	-	0		0		ns
twz	Write Enable to Output in High-Z <sup>(1,2)</sup>		10		10		12		15	ns
tow	Output Active from End-of-Write <sup>(1,2,4)</sup>	0	_	0	_	0		0	_	ns
tswrd	SEM Flag Write to Read Time	5		5		5		5		ns
tsps	SEM Flag Contention Window	5	_	5	_	5		5	_	ns

2683 tbl 13a


		Con	7025X35 Com'l & Military		5X55 I, Ind litary	7025X70 Military Only		
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
WRITE CYCLE								
twc	Write Cycle Time	35	_	55	_	70	_	ns
tew	Chip Enable to End-of-Write (S)	30	_	45	_	50		ns
taw	Address Valid to End-of-Write	30	_	45		50	_	ns
tas	Address Set-up Time <sup>(3)</sup>	0	_	0	_	0	_	ns
twp	Write Pulse Width	25	_	40		50	_	ns
twn	Write Recovery Time	0	_	0	Ī	0	_	ns
tow	Data Valid to End-of-Write	15	_	30	_	40	_	ns
tHZ	Output High-Z Time <sup>(1,2)</sup>	_	15	_	25	_	30	ns
ton	Data Hold Time <sup>(4)</sup>	0	_	0	_	0		ns
twz	Write Enable to Output in High-Z <sup>12)</sup>	_	15	_	25	_	30	ns
tow	Output Active from End-of-Write <sup>(1,2,4)</sup>	0	_	0		0	_	ns
tswrd	SEM Flag Write to Read Time	5	_	5	_	5	_	ns
tsps	SEM Flag Contention Window	5		5	_	5	_	ns

#### NOTES


2683 tbl 13b

- $1. \quad \text{Transition is measured 0mV from Low or High-impedance voltage with the Output Test Load (Figure 2)}.$
- 2. This parameter is guaranteed by device characterization, but is not production tested.
- 3. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ ,  $\overline{SEM} = V_{IH}$ . To access semaphore,  $\overline{CE} = V_{IH}$  or  $\overline{UB} \& \overline{LB} = V_{IH}$ , and  $\overline{SEM} = V_{IL}$ . Either condition must be valid for the entire tew time.
- 4. The specification for tDH must be met by the device supplying write data to the RAM under all operating conditions. Although tDH and tow values will vary over voltage and temperature, the actual tDH will always be smaller than the actual tow.
- 5. 'X' in part number indicates power rating (S or L).

## Timing Waveform of Write Cycle No. 1, R/W Controlled Timing(1,5,8)




## Timing Waveform of Write Cycle No. 2, CE, UB, LB Controlled Timing(1,5)



- 1.  $R/\overline{W}$  or  $\overline{CE}$  or  $\overline{UB}$  &  $\overline{LB}$  = VIH during all address transitions.
- 2. A write occurs during the overlap (two or twp) of a  $\overline{UB}$  or  $\overline{LB}$  = VIL and a  $\overline{CE}$  = VIL and a  $R\overline{W}$  = VIL for memory array writing cycle.
- 3. twn is measured from the earlier of  $\overline{CE}$  or  $\overline{R/W}$  (or  $\overline{SEM}$  or  $\overline{R/W}$ ) going to ViH to the end-of-write cycle.
- 4. During this period, the I/O pins are in the output state and input signals must not be applied.
- 5. If the  $\overline{CE}$  or  $\overline{SEM}$  LOW = VIL transition occurs simultaneously with or after the R/W = VIL transition, the outputs remain in the HIGH impedance state.

  6. Timing depends on which enable signal is asserted last,  $\overline{CE}$ ,  $R/\overline{W}$ , or byte control.
- 7. This parameter is guaranteed by device characterization, but is not production tested. Transition is measured 0mV from steady state with Output Test Load
- 8. If  $\overline{OE} = V_{IL}$  during  $R/\overline{W}$  controlled write cycle, the write pulse width must be the larger of twp or (twz + tow) to allow the I/O drivers to turn off and data to be placed on the bus for the required tow. If  $\overline{OE} = VIH$  during an  $R/\overline{W}$  controlled write cycle, this requirement does not apply and the write pulse can be as short as the
- 9. To access RAM,  $\overline{CE} = V_{IL}$ ,  $\overline{UB}$  or  $\overline{LB} = V_{IL}$ , and  $\overline{SEM} = V_{IH}$ . To access Semaphore,  $\overline{CE} = V_{IH}$  or  $\overline{UB}$  &  $\overline{LB} = V_{IH}$ , and  $\overline{SEM} = V_{IL}$  tew must be met for either condition.


## Timing Waveform of Semaphore Read after Write Timing, Either Side(1)



#### NOTE:

- 1.  $\overline{CE}$  = VIH or  $\overline{UB}$  &  $\overline{LB}$  = VIH for the duration of the above timing (both write and read cycle).
- 2. "DATAOUT VALID" represents all I/O's (I/Oo-I/O15) equal to the semaphore value.

## Timing Waveform of Semaphore Write Contention (1,3,4)



- 1. DOR = DOL = VIL,  $\overline{CE}R = \overline{CE}L = VIH$ , or both  $\overline{UB} \& \overline{LB} = VIH$ .
- 2. All timing is the same for left and right port. Port "A" may be either left or right port. Port "B" is the opposite from port "A".
- 3. This parameter is measured from R/W"A" or SEM"A" going HIGH to R/W"B" or SEM"B" going HIGH.
- 4. If tsps is not satisfied, there is no guarantee which side will obtain the semaphore flag.

# AC Electrical Characteristics Over the Operating Temperature Supply Voltage Range (6)

			5X15 I Ony	7025X17 Com'l Only		Com	5X20 'I, Ind ilitary	Con	5X25 n'I & itary	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUS TIMING	$(M/\overline{S} = VIH)$									
<b>t</b> BAA	BUSY Access Time from Address Match		15	_	17		20		20	ns
<b>t</b> BDA	BUSY Disable Time from Address Not Matched		15	_	17		20		20	ns
<b>t</b> BAC	BUSY Access Time from Chip Enable LOW	_	15	_	17	_	20	_	20	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	15	-	17	1	17	_	17	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5		5	_	5	_	ns
tBDD	BUSY Disable to Valid Data(3)		18	_	18	_	30		30	ns
twн	Write Hold After BUSY <sup>(5)</sup>	12	_	13	_	15	_	17	_	ns
BUSY TIMING	$(M/\overline{S} = VIL)$									
twB	BUSY Input to Write <sup>(4)</sup>	0	-	0		0		0	-	ns
twн	Write Hold After BUSY <sup>6)</sup>	12	_	13	_	15		17	_	ns
PORT-TO-POR	T DELAY TIMING									
twdd	Write Pulse to Data Delay <sup>(1)</sup>		30	_	30	_	45		50	ns
todo	Write Data Valid to Read Data Delay(1)		25	_	25		35	_	35	ns


2683 tbl 14a

		Con	5X35 n'I & itary	Com	7025X55 Com'l, Ind & Military		5X70 ry Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
BUSY TIMING	$(M/\overline{S} = ViH)$							
tBAA	BUSY Access Time from Address Match	-	20	_	45		45	ns
tBDA	BUSY Disable Time from Address Not Matched	-	20	_	40		40	ns
tBAC	BUSY Access Time from Chip Enable LOW	_	20	_	40	_	40	ns
tBDC	BUSY Disable Time from Chip Enable HIGH	_	20	_	35		35	ns
taps	Arbitration Priority Set-up Time <sup>(2)</sup>	5	_	5	_	5	_	ns
tBDD	BUSY Disable to Valid Data <sup>(3)</sup>	_	35	_	40		45	ns
twн	Write Hold After BUSY <sup>(6)</sup>	25	_	25	_	25	_	ns
BUSY TIMING	$(M/\overline{S} = ViL)$							
twB	BUSY Input to Write <sup>(4)</sup>	0		0		0		ns
twн	Write Hold After BUSY <sup>(5)</sup>	25	_	25	_	25	_	ns
PORT-TO-POR	T DELAY TIMING							
twdd	Write Pulse to Data Delay <sup>(1)</sup>	_	60	_	80		95	ns
todo	Write Data Valid to Read Data Delay(1)	_	45	_	65		80	ns

#### 2683 tbl 14b

- 1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write Port-to-Port Read and BUSY (M/S = VIH)".
- 2. To ensure that the earlier of the two ports wins.
- 3. tbdd is a calculated parameter and is the greater of Ons, twdd twp (actual) or tddd tdw (actual).
- 4. To ensure that the write cycle is inhibited on Port "B" during contention with Port "A".
- 5. To ensure that a write cycle is completed on Port "B" after contention with Port "A".
- 6. 'X' in part number indicates power rating (S or L).

# Timing Waveform of Write Port-to-Port Read and $\overline{BUSY}^{(2,4,5)}$ (M/ $\overline{S}$ = VIH)




#### NOTES:

2683 drw 13


- 1. To ensure that the earlier of the two ports wins. taps is ignored for  $M/\overline{S} = V_{IL}$  (slave).
- 2.  $\overline{CE}_L = \overline{CE}_R = V_{IL}$ .
- 3.  $\overline{OE} = V_{IL}$  for the reading port.
- 4. If M/S = VIL (SLAVE), then BUSY is an input. Therefore in this example BUSY\*A\* = VIH and BUSY\*B\* input is shown.
- 5. All timing is the same for left and right ports. Port "A" may be either the left of right port. Port "B" is the opposite port from Port "A".

## Timing Waveform of Write with **BUSY**




- 1. twn must be met for both  $\overline{BUSY}$  input (slave) output master.
- 2.  $\overline{BUSY}$  is asserted on port "B" Blocking  $R/\overline{W}$ "B", until  $\overline{BUSY}$ "B" goes HIGH.
- 3. twb is only for the 'Slave' Version.

## Waveform of $\overline{BUSY}$ Arbitration Controlled by $\overline{CE}$ Timing<sup>(1)</sup> (M/ $\overline{S}$ = VIH)



# Waveform of $\overline{BUSY}$ Arbitration Cycle Controlled by Address Match Timing<sup>(1)</sup> (M/ $\overline{S}$ = VIH)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. If taps is not satisfied, the BUSY signal will be asserted on one side or another but there is no guarantee on which side BUSY will be asserted.

# AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range<sup>(1)</sup>

				7025X17 Com'l Only		5X20 I, Ind ilitary	7025X25 Com'l & Military			
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT T	IMING									
tas	Address Set-up Time	0	-	0	_	0	_	0	_	ns
twr	Write Recovery Time	0	-	0	_	0	_	0	_	ns
tins	Interrupt Set Time	_	15	_	15	_	20	_	20	ns
tinr	Interrupt Reset Time		15	_	15	_	20		20	ns

2683 tbl 15a


		Con	5X35 n'I & itary	Com	5X55 II, Ind ilitary		5X70 ry Only	
Symbol	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Unit
INTERRUPT T	MING							
tas	Address Set-up Time	0	_	0	_	0	_	ns
twn	Write Recovery Time	0	_	0	_	0		ns
tins	Interrupt Set Time	_	25	_	40	_	50	ns
tinr	Interrupt Reset Time	_	25	_	40	_	50	ns

#### NOTES:

1. 'X' in part number indicates power rating (S or L).

2683 tbl 15b

## Waveform of Interrupt Timing(1)



#### NOTES:

- 1. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from "A".
- 2. See Interrupt Flag Truth Table.
- 3. Timing depends on which enable signal ( $\overline{\text{CE}}$  or  $\overline{\text{R/W}}$ ) is asserted last.
- 4. Timing depends on which enable signal  $(\overline{CE} \text{ or } R/\overline{W})$  is de-asserted first.

### **Truth Tables**

## Truth Table I — Interrupt Flag<sup>(1)</sup>

	Left Port						Right Por	t		
R/WL	CEL	ŌĒL	A0L-A12L	ΪΝΤ̈́L	R/WR	CER	ŌĒR	A0R-A12R	ĪNTR	Function
L	L	Х	1FFF	Х	Х	Х	Х	Х	L <sup>(2)</sup>	Set Right INTR Flag
Х	Х	Х	X	Х	Х	L	L	1FFF	H <sup>(3)</sup>	Reset Right INTR Flag
Х	Х	Х	Х	L <sup>(3)</sup>	L	L	Х	1FFE	Х	Set Left INTL Flag
Х	L	L	1FFE	H <sup>(2)</sup>	Х	Х	Х	Х	Х	Reset Left INTL Flag

2689 tbl 16

- 1. Assumes  $\overline{BUSY}_L = \overline{BUSY}_R = V_{IH}$ .
- 2. If  $\overline{BUSY}L = VIL$ , then no change.
- 3. If  $\overline{BUSY}R = VIL$ , then no change.
- 4. INTR and INTL must be initialized at power-up.

# Truth Table II — Address **BUSY** Arbitration

	In	puts	Out	puts	
<u>C</u> EL	<del>C</del> Er	A0L-A12L A0R-A12R	BUS YL(1)	BUSY <sub>R</sub> (1)	Function
Х	Х	NO MATCH	Н	Н	Normal
Н	Х	MATCH	Н	Н	Normal
Х	Н	MATCH	Н	Н	Normal
L	L	MATCH	(2)	(2)	Write Inhibit <sup>(3)</sup>

2683 tbl 17

#### NOTES:

- 1. Pins BUSYL and BUSYR are both outputs when the part is configured as a master. BUSY are inputs when configured as a slave. BUSYx outputs on the IDT7025 are push pull, not open drain outputs. On slaves the BUSY asserted internally inhibits write.
- 2. "L" if the inputs to the opposite port were stable prior to the address and enable inputs of this port. "H" if the inputs to the opposite port became stable after the address and enable inputs of this port. If taps is not met, either BUSYL or BUSYR = LOW will result. BUSYL and BUSYR outputs cannot be LOW simultaneously.
- 3. Writes to the left port are internally ignored when BUSYL outputs are driving LOW regardless of actual logic level on the pin. Writes to the right port are internally ignored when BUSYR outputs are driving LOW regardless of actual logic level on the pin.

## Truth Table III — Example of Semaphore Procurement Sequence (1,2,3)

	•	•	•
Functions	Do - D15 Left	Do - D15 Right	Status
No Action	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Right Port Writes "0" to Semaphore	0	1	No change. Right side has no write access to semaphore
Left Port Writes "1" to Semaphore	1	0	Right port obtains semaphore token
Left Port Writes "0" to Semaphore	1	0	No change. Left port has no write access to semaphore
Right Port Writes "1" to Semaphore	0	1	Left port obtains semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free
Right Port Writes "0" to Semaphore	1	0	Right port has semaphore token
Right Port Writes "1" to Semaphore	1	1	Semaphore free
Left Port Writes "0" to Semaphore	0	1	Left port has semaphore token
Left Port Writes "1" to Semaphore	1	1	Semaphore free

2683 tbl 18

#### NOTES:

- 1. This table denotes a sequence of events for only one of the eight semaphores on the IDT7025.
- 2. There are eight semaphore flags written to via I/Oo and read from all I/O's. These eight semaphores are addressed by Ao A2.
- 3.  $\overline{CE} = VIH$ ,  $\overline{SEM} = VIL$ , to access the semaphores. Refer to the Semaphore Read/Write Truth Table.

## **Functional Description**

The IDT7025 provides two ports with separate control, address and I/O pins that permit independent access for reads or writes to any location in memory. The IDT7025 has an automatic power down feature controlled by  $\overline{\text{CE}}$ . The  $\overline{\text{CE}}$  controls on-chip power down circuitry that permits the respective port to go into a standby mode when not selected ( $\overline{\text{CE}} = \text{VIH}$ ). When a port is enabled, access to the entire memory array is permitted.

## Interrupts

If the user chooses the interrupt function, a memory location (mail box or message center) is assigned to each port. The left port interrupt flag  $(\overline{INT}L)$  is asserted when the right port writes to memory location 1FFE

(HEX), where a write is defined as the  $\overline{CE}R = R/\overline{W}R = VIL$  per Truth Table I. The left port clears the interrupt by an address location 1FFE access when  $\overline{CE}L = \overline{OE}L = VIL$ ,  $R/\overline{W}L$  is a "don't care". Likewise, the right port interrupt flag (INTR) is asserted when the left port writes to memory location 1FFF (HEX) and to clear the interrupt flag ( $\overline{INTR}$ ), the right port must access the memory location 1FFF. The message (16 bits) at 1FFE or 1FFF is user-defined, since it is an addressable SRAM location. If the interrupt function is not used, address locations 1FFE and 1FFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table If or the interrupt operation.

### **Busy Logic**

Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses to proceed and signals the other side that the RAM is "busy". The  $\overline{\text{BUSY}}$  pin can then be used to stall the access until the operation on the other side is completed. If a write operation has been attempted from the side that receives a  $\overline{\text{BUSY}}$  indication, the write signal is gated internally to prevent the write from proceeding.

The use of  $\overline{BUSY}$  logic is not required or desirable for all applications. In some cases it may be useful to logically OR the  $\overline{BUSY}$  outputs together and use any  $\overline{BUSY}$  indication as an interrupt source to flag the event of an illegal or illogical operation. If the write inhibit function of  $\overline{BUSY}$  logic is not desirable, the  $\overline{BUSY}$  logic can be disabled by placing the part in slave mode with the  $\overline{M/S}$  pin. Once in slave mode the  $\overline{BUSY}$  pin operates solely as a write inhibit input pin. Normal operation can be programmed by tying the  $\overline{BUSY}$  pins HIGH. If desired, unintended write operations can be prevented to a port by tying the  $\overline{BUSY}$  pin for that port LOW.

The BUSY outputs on the IDT 7025 RAM in master mode, are pushpull type outputs and do not require pull up resistors to operate. If these RAMs are being expanded in depth, then the BUSY indication for the resulting array requires the use of an external AND gate.

# Width Expansion with Busy Logic Master/Slave Arrays

When expanding an IDT7025 RAM array in width while using  $\overline{BUSY}$  logic, one master part is used to decide which side of the RAM array will receive a  $\overline{BUSY}$  indication, and to output that indication. Any number of slaves to be addressed in the same address range as the master, use the  $\overline{BUSY}$  signal as a write inhibit signal. Thus on the IDT7025 RAM the  $\overline{BUSY}$  pin is an output if the part is used as a master (M/ $\overline{S}$  pin = VIH), and the  $\overline{BUSY}$  pin is an input if the part used as a slave (M/ $\overline{S}$  pin = VIL) as shown in Figure 3.

If two or more master parts were used when expanding in width, a split decision could result with one master indicating  $\overline{BUSY}$  on one side of the array and another master indicating  $\overline{BUSY}$  on one other side of the array. This would inhibit the write operations from one port for part of a word and inhibit the write operations from the other port for the other part of the word.

The  $\overline{BUSY}$  arbitration, on a master, is based on the chip enable and address signals only. It ignores whether an access is a read or write. In a master/slave array, both address and chip enable must be valid long enough for a  $\overline{BUSY}$  flag to be output from the master before the actual write pulse can be initiated with either the  $R/\overline{W}$  signal or the byte enables. Failure to observe this timing can result in a glitched internal write inhibit signal and corrupted data in the slave.

## **Semaphores**

The IDT7025 is an extremely fast Dual-Port 8Kx 16 CMOS Static RAM with an additional 8 address locations dedicated to binary semaphore flags. These flags allow either processor on the left or right side of the Dual-Port RAM to claim a privilege over the other processor for functions defined by the system designer's software. As an example, the semaphore can be used by one processor to inhibit the other from accessing a portion of the Dual-Port RAM or any other shared resource.

The Dual-Port RAM features a fast access time, and both ports are completely independent of each other. This means that the activity on the




Figure 3. Busy and chip enable routing for both width and depth expansion with IDT7025 RAMs.

left port in no way slows the access time of the right port. Both ports are identical in function to standard CMOS Static RAM and can be read from, or written to, at the same time with the only possible conflict arising from the simultaneous writing of, or a simultaneous READ/WRITE of, a non-semaphore location. Semaphores are protected against such ambiguous situations and may be used by the system program to avoid any conflicts in the non-semaphore portion of the Dual-Port RAM. These devices have an automatic power-down feature controlled by  $\overline{\text{CE}}$ , the Dual-Port RAM enable, and  $\overline{\text{SEM}}$ , the semaphore enable. The  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  pins control on-chip power down circuitry that permits the respective port to go into standby mode when not selected. This is the condition which is shown in Truth Table I where  $\overline{\text{CE}}$  and  $\overline{\text{SEM}}$  are both = ViH.

Systems which can best use the IDT7025 contain multiple processors or controllers and are typically very high-speed systems which are software controlled or software intensive. These systems can benefit from a performance increase offered by the IDT7025's hardware semaphores, which provide a lockout mechanism without requiring complex programming.

Software handshaking between processors offers the maximum in system flexibility by permitting shared resources to be allocated in varying configurations. The IDT7025 does not use its semaphore flags to control any resources through hardware, thus allowing the system designer total flexibility in system architecture.

An advantage of using semaphores rather than the more common methods of hardware arbitration is that wait states are never incurred in either processor. This can prove to be a major advantage in very high-speed systems.

## How the Semaphore Flags Work

The semaphore logic is a set of eight latches which are independent of the Dual-Port RAM. These latches can be used to pass a flag, or token, from one port to the other to indicate that a shared resource is in use. The semaphores provide a hardware assist for a use assignment method called "Token Passing Allocation." In this method, the state of a semaphore latch is used as a token indicating that shared resource is in use. If the left processor wants to use this resource, it requests the token by setting the latch. This processor then verifies its success in setting the latch by reading it. If it was successful, it proceeds to assume control over the shared resource. If it was not successful in setting the latch, it determines that the right side processor has set the latch first, has the token and is using the shared resource. The left processor can then either repeatedly request

that semaphore's status or remove its request for that semaphore to perform another task and occasionally attempt again to gain control of the token via the set and test sequence. Once the right side has relinquished the token, the left side should succeed in gaining control.

The semaphore flags are active LOW. A token is requested by writing a zero into a semaphore latch and is released when the same side writes a one to that latch.

The eight semaphore flags reside within the IDT7025 in a separate memory space from the Dual-Port RAM. This address space is accessed by placing a LOW input on the  $\overline{SEM}$  pin (which acts as a chip select for the semaphore flags) and using the other control pins (Address,  $\overline{OE}$ , and  $R/\overline{W}$ ) as they would be used in accessing a standard Static RAM. Each of the flags has a unique address which can be accessed by either side through address pins A0–A2. When accessing the semaphores, none of the other address pins has any effect.

When writing to a semaphore, only data pin Do is used. If a LOW level is written into an unused semaphore location, that flag will be set to a zero on that side and a one on the other side (see Truth Table III). That semaphore can now only be modified by the side showing the zero. When a one is written into the same location from the same side, the flag will be set to a one for both sides (unless a semaphore request from the other side is pending) and then can be written to by both sides. The fact that the side which is able to write a zero into a semaphore subsequently locks out writes from the other side is what makes semaphore flags useful in interprocessor communications. (A thorough discussion on the use of this feature follows shortly.) A zero written into the same location from the other side will be stored in the semaphore request latch for that side until the semaphore is freed by the first side.

When a semaphore flag is read, its value is spread into all data bits so that a flag that is a one reads as a one in all data bits and a flag containing a zero reads as all zeros. The read value is latched into one side's output register when that side's semaphore select ( $\overline{SEM}$ ) and output enable ( $\overline{OE}$ ) signals go active. This serves to disallow the semaphore from changing state in the middle of a read cycle due to a write cycle from the other side. Because of this latch, a repeated read of a semaphore in a test loop must cause either signal ( $\overline{SEM}$  or  $\overline{OE}$ ) to go inactive or the output will never change.

A sequence WRITE/READ must be used by the semaphore in order to guarantee that no system level contention will occur. A processor requests access to shared resources by attempting to write a zero into a semaphore location. If the semaphore is already in use, the semaphore request latch will contain a zero, yet the semaphore flag will appear as one, a fact which the processor will verify by the subsequent read (see Truth Table III). As an example, assume a processor writes a zero to the left port at a free semaphore location. On a subsequent read, the processor will verify that it has written successfully to that location and will assume control over the resource in question. Meanwhile, if a processor on the right side attempts to write a zero to the same semaphore flag it will fail, as will be verified by the fact that a one will be read from that semaphore on the right side during subsequent read. Had a sequence of READ/WRITE been used instead, system contention problems could have occurred during the gap between the read and write cycles.

It is important to note that a failed semaphore request must be followed by either repeated reads or by writing a one into the same location. The reason for this is easily understood by looking at the simple logic diagram of the semaphore flag in Figure 4. Two semaphore request latches feed into a semaphore flag. Whichever latch is first to present a zero to the semaphore flag will force its side of the semaphore flag LOW and the other side HIGH. This condition will continue until a one is written to the same semaphore request latch. Should the other side's semaphore request latch have been written to a zero in the meantime, the semaphore flag will flip over to the other side as soon as a one is written into the first side's request latch. The second side's flag will now stay LOW until its semaphore request latch is written to a one. From this it is easy to understand that, if a semaphore is requested and the processor which requested it no longer needs the resource, the entire system can hang up until a one is written into that semaphore request latch.

The critical case of semaphore timing is when both sides request a single token by attempting to write a zero into it at the same time. The semaphore logic is specially designed to resolve this problem. If simultaneous requests are made, the logic guarantees that only one side receives the token. If one side is earlier than the other in making the request, the first side to make the request will receive the token. If both requests arrive at the same time, the assignment will be arbitrarily made to one port or the other.

One caution that should be noted when using semaphores is that semaphores alone do not guarantee that access to a resource is secure. As with any powerful programming technique, if semaphores are misused or misinterpreted, a software error can easily happen.

Initialization of the semaphores is not automatic and must be handled via the initialization program at power-up. Since any semaphore request flag which contains a zero must be reset to a one, all semaphores on both sides should have a one written into them at initialization from both sides to assure that they will be free when needed.

## Using Semaphores—Some Examples

Perhaps the simplest application of semaphores is their application as resource markers for the IDT7025's Dual-Port RAM. Say the  $8K \times 16$  RAM was to be divided into two  $4K \times 16$  blocks which were to be dedicated at any one time to servicing either the left or right port. Semaphore 0 could be used to indicate the side which would control the lower section of memory, and Semaphore 1 could be defined as the indicator for the upper section of memory.

To take a resource, in this example the lower 4K of Dual-Port RAM, the processor on the left port could write and then read a zero in to Semaphore 0. If this task were successfully completed (a zero was read back rather than a one), the left processor would assume control of the lower 4K. Meanwhile the right processor was attempting to gain control of the resource after the left processor, it would read back a one in response to the zero it had attempted to write into Semaphore 0. At this point, the software could choose to try and gain control of the second 4K section by writing, then reading a zero into Semaphore 1. If it succeeded in gaining control, it would lock out the left side.

Once the left side was finished with its task, it would write a one to Semaphore 0 and may then try to gain access to Semaphore 1. If Semaphore 1 was still occupied by the right side, the left side could undo its semaphore request and perform other tasks until it was able to write, then read a zero into Semaphore 1. If the right processor performs a similar task with Semaphore 0, this protocol would allow the two processors to swap 4K blocks of Dual-Port RAM with each other.

The blocks do not have to be any particular size and can even be

variable, depending upon the complexity of the software using the semaphore flags. All eight semaphores could be used to divide the Dual-Port RAM or other shared resources into eight parts. Semaphores can even be assigned different meanings on different sides rather than being given a common meaning as was shown in the example above.

Semaphores are a useful form of arbitration in systems like disk interfaces where the CPU must be locked out of a section of memory during a transfer and the I/O device cannot tolerate any wait states. With the use of semaphores, once the two devices has determined which memory area was "off-limits" to the CPU, both the CPU and the I/O devices could access their assigned portions of memory continuously without any wait states.

Semaphores are also useful in applications where no memory "WAIT" state is available on one or both sides. Once a semaphore handshake has

been performed, both processors can access their assigned RAM segments at full speed.

Another application is in the area of complex data structures. In this case, block arbitration is very important. For this application one processor may be responsible for building and updating a data structure. The other processor then reads and interprets that data structure. If the interpreting processor reads an incomplete data structure, a major error condition may exist. Therefore, some sort of arbitration must be used between the two different processors. The building processor arbitrates for the block, locks it and then is able to go in and update the data structure. When the update is completed, the data structure block is released. This allows the interpreting processor to come back and read the complete data structure, thereby guaranteeing a consistent data structure.





Figure 4. IDT7025 Semaphore Logic

## **Ordering Information**



Industrial range is available on selected PLCC packages in standard power.
 For other speeds, packages and powers contact your sales office.

## **Datasheet Document History**

1/13/99: Initiated datasheet document history

Converted to new format

Cosmetic and typographical corrections

Pages 2 and 3 Added additional notes to pin configurations

5/19/99: Page 11 Fixed typographical error

6/3/99: Changed drawing format

Page 1 Corrected DSC number

4/4/00: Replaced IDT logo

Page 7 Fixed typo in Data Retention chart

Changed ±500mV to 0mV in notes

5/22/00: Page 5 Increased storage temperature parameter

Clarified Taparameter

Page 6 DC Electrical parameters-changed wording from "open" to "disabled"

9/13/01: Page 2 & 3 Added date revision for pin configurations

Page 6 Added Industrial temp to the column heading for 20ns to DC Electrical Characteristics

Pages 8,10,13&15 Added Industrial temp to the column headings for 20ns to AC Electrical Characteristics

Pages 5,6,8,10,13&15 Removed Industrial temp footnote from all tables

Page 21 Added Industrial temp to 20ns in ordering information

10/21/08: Page 22 Removed "IDT" from orderable part number

07/17/12: Page 22 Added T&R and green indicators to ordering information



**CORPORATE HEADQUARTERS** 

6024 Silver Creek Valley Road San Jose, CA 95138 for SALES:

800-345-7015 or 408-284-8200

fax: 408-284-2775

www.idt.com

for Tech Support: 408-284-2794 DualPortHelp@idt.com