

MOSFET

Metal Oxide Semiconductor Field Effect Transistor

CoolMOS™ CE

500V CoolMOS™ CE Power Transistor
IPx50R500CE


Data Sheet

Rev. 2.0
Final

Industrial & Multimarket

1 Description

CoolMOS™ is a revolutionary technology for high voltage power MOSFETs, designed according to the superjunction (SJ) principle and pioneered by Infineon Technologies. CoolMOS™ CE series combines the experience of the leading SJ MOSFET supplier with high class innovation while representing a cost appealing alternative compared to standard MOSFETs in target applications. The resulting devices provide all benefits of a fast switching SJ MOSFET while not sacrificing ease of use. Extremely low switching and conduction losses make switching applications even more efficient, more compact, lighter and cooler.



Features

- Extremely low losses due to very low FOM $R_{dson}^*Q_g$ and E_{oss}
- Very high commutation ruggedness
- Easy to use/drive
- Pb-free plating, Halogen free mold compound
- Qualified for industrial grade applications according to JEDEC (J-STD20 and JESD22)



Applications

PFC stages, hard switching PWM stages and resonant switching PWM stages for e.g. PC Silverbox, LCD & PDP TV and Lighting.



Table 1 Key Performance Parameters

Parameter	Value	Unit
$V_{DS} @ T_{j,max}$	550	V
$R_{DS(on),max}$	0.5	Ω
$Q_{g,typ}$	18.7	nC
$I_{D,pulse}$	24	A
$E_{oss}@400V$	2.02	μJ
Body diode di/dt	500	A/ μs

Type / Ordering Code	Package	Marking	Related Links
IPP50R500CE	PG-T0 220	5R500CE	see Appendix A
IPA50R500CE	PG-T0 220 FullPAK		

Table of Contents

Description	2
Maximum ratings	4
Thermal characteristics	4
Electrical characteristics	5
Electrical characteristics diagrams	7
Test Circuits	12
Package Outlines	13
Appendix A	15
Revision History	16
Disclaimer	16

2 Maximum ratings

at $T_j = 25^\circ\text{C}$, unless otherwise specified

Table 2 Maximum ratings

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Continuous drain current ¹⁾	I_D	-	-	7.6 4.8	A	$T_C = 25^\circ\text{C}$ $T_C = 100^\circ\text{C}$
Pulsed drain current ²⁾	$I_{D,\text{pulse}}$	-	-	24	A	$T_C = 25^\circ\text{C}$
Avalanche energy, single pulse	E_{AS}	-	-	129	mJ	$I_D = 2.9\text{A}$; $V_{DD} = 50\text{V}$
Avalanche energy, repetitive	E_{AR}	-	-	0.20	mJ	$I_D = 2.9\text{A}$; $V_{DD} = 50\text{V}$
Avalanche current, repetitive	I_{AR}	-	-	2.9	A	-
MOSFET dv/dt ruggedness	dv/dt	-	-	50	V/ns	$V_{DS} = 0\ldots 400\text{V}$
Gate source voltage	V_{GS}	-20 -30	-	20 30	V	static; AC ($f > 1\text{ Hz}$)
Power dissipation (non FullPAK) TO-220	P_{tot}	-	-	57	W	$T_C = 25^\circ\text{C}$
Power dissipation (FullPAK) TO-220FP	P_{tot}	-	-	28	W	$T_C = 25^\circ\text{C}$
Operating and storage temperature	T_j, T_{stg}	-55	-	150	°C	-
Mounting torque (non FullPAK) TO-220	-	-	-	60	Ncm	M3 and M3.5 screws
Mounting torque (FullPAK) TO-220FP	-	-	-	50	Ncm	M2.5 screws
Continuous diode forward current	I_S	-	-	6.6	A	$T_C = 25^\circ\text{C}$
Diode pulse current ²⁾	$I_{S,\text{pulse}}$	-	-	24.0	A	$T_C = 25^\circ\text{C}$
Reverse diode dv/dt ³⁾	dv/dt	-	-	15	V/ns	$V_{DS} = 0\ldots 400\text{V}$, $I_{SD} \leq I_S$, $T_j = 25^\circ\text{C}$, $t_{cond} < 2\mu\text{s}$
Maximum diode commutation speed ³⁾	di _r /dt	-	-	500	A/ μs	$V_{DS} = 0\ldots 400\text{V}$, $I_{SD} \leq I_S$, $T_j = 25^\circ\text{C}$, $t_{cond} < 2\mu\text{s}$
Insulation withstand voltage for TO-220 FullPAK	V_{ISO}	-	-	2500	V	V_{rms} , $T_C = 25^\circ\text{C}$, $t = 1\text{min}$

3 Thermal characteristics

Table 3 Thermal characteristics (non FullPAK) TO-220

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	2.19	°C/W	-
Thermal resistance, junction - ambient	R_{thJA}	-	-	62	°C/W	leaded
Soldering temperature, wavesoldering only allowed at leads	T_{sold}	-	-	260	°C	1.6mm (0.063 in.) from case for 10s

¹⁾ Limited by $T_{j,\text{max}}$. Maximum duty cycle D=0.75

²⁾ Pulse width t_p limited by $T_{j,\text{max}}$

³⁾ $V_{DClink}=400\text{V}$; $V_{DS,\text{peak}} < V_{(BR)DSS}$; identical low side and high side switch with identical R_G

Table 4 Thermal characteristics (FullPAK) TO-220FP

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Thermal resistance, junction - case	R_{thJC}	-	-	4.46	°C/W	-
Thermal resistance, junction - ambient	R_{thJA}	-	-	80	°C/W	leaded
Soldering temperature, wavesoldering only allowed at leads	T_{sold}	-	-	260	°C	1.6mm (0.063 in.) from case for 10s

4 Electrical characteristics

Table 5 Static characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Drain-source breakdown voltage	$V_{(BR)DSS}$	500	-	-	V	$V_{GS}=0V, I_D=1mA$
Gate threshold voltage	$V_{(GS)th}$	2.50	3	3.50	V	$V_{DS}=V_{GS}, I_D=0.2mA$
Zero gate voltage drain current	I_{DSS}	-	-	1	μA	$V_{DS}=500V, V_{GS}=0V, T_j=25^\circ C$
		-	10	-		$V_{DS}=500V, V_{GS}=0V, T_j=150^\circ C$
Gate-source leakage current	I_{GSS}	-	-	100	nA	$V_{GS}=20V, V_{DS}=0V$
Drain-source on-state resistance	$R_{DS(on)}$	-	0.45 1.18	0.50 -	Ω	$V_{GS}=13V, I_D=2.3A, T_j=25^\circ C$ $V_{GS}=13V, I_D=2.3A, T_j=150^\circ C$
Gate resistance	R_G	-	3	-	Ω	$f=1 MHz, open drain$

Table 6 Dynamic characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Input capacitance	C_{iss}	-	433	-	pF	$V_{GS}=0V, V_{DS}=100V, f=1MHz$
Output capacitance	C_{oss}	-	31	-	pF	$V_{GS}=0V, V_{DS}=100V, f=1MHz$
Effective output capacitance, energy related ¹⁾	$C_{o(er)}$	-	25	-	pF	$V_{GS}=0V, V_{DS}=0...400V$
Effective output capacitance, time related ²⁾	$C_{o(tr)}$	-	100	-	pF	$I_D=\text{constant}, V_{GS}=0V, V_{DS}=0...400V$
Turn-on delay time	$t_{d(on)}$	-	6	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=2.9A, R_G=3.4\Omega$
Rise time	t_r	-	5	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=2.9A, R_G=3.4\Omega$
Turn-off delay time	$t_{d(off)}$	-	30	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=2.9A, R_G=3.4\Omega$
Fall time	t_f	-	12	-	ns	$V_{DD}=400V, V_{GS}=13V, I_D=2.9A, R_G=3.4\Omega$

¹⁾ $C_{o(er)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$
²⁾ $C_{o(tr)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 80% $V_{(BR)DSS}$

Table 7 Gate charge characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Gate to source charge	Q_{gs}	-	2.3	-	nC	$V_{DD}=400V, I_D=2.9A, V_{GS}=0$ to 10V
Gate to drain charge	Q_{gd}	-	10	-	nC	$V_{DD}=400V, I_D=2.9A, V_{GS}=0$ to 10V
Gate charge total	Q_g	-	18.7	-	nC	$V_{DD}=400V, I_D=2.9A, V_{GS}=0$ to 10V
Gate plateau voltage	$V_{plateau}$	-	5.3	-	V	$V_{DD}=400V, I_D=2.9A, V_{GS}=0$ to 10V

Table 8 Reverse diode characteristics

Parameter	Symbol	Values			Unit	Note / Test Condition
		Min.	Typ.	Max.		
Diode forward voltage	V_{SD}	-	0.85	-	V	$V_{GS}=0V, I_F=2.9A, T_f=25^\circ C$
Reverse recovery time	t_{rr}	-	180	-	ns	$V_R=400V, I_F=2.9A, dI_F/dt=100A/\mu s$
Reverse recovery charge	Q_{rr}	-	1.2	-	μC	$V_R=400V, I_F=2.9A, dI_F/dt=100A/\mu s$
Peak reverse recovery current	I_{rrm}	-	12	-	A	$V_R=400V, I_F=2.9A, dI_F/dt=100A/\mu s$

5 Electrical characteristics diagrams



Table 9

Table 10




Table 11

Table 12




Table 13

Table 14






Table 15

Table 16


Table 17

Table 18


6 Test Circuits

Table 19 Diode characteristics

Test circuit for diode characteristics	Diode recovery waveform
<p>$R_{G1} = R_{G2}$</p>	


Table 20 Switching times

Switching times test circuit for inductive load	Switching times waveform

Table 21 Unclamped inductive

Unclamped inductive load test circuit	Unclamped inductive waveform


7 Package Outlines



DIM	MILLIMETERS		INCHES	
	MIN	MAX	MIN	MAX
A	4.30	4.57	0.169	0.180
A1	1.17	1.40	0.046	0.055
A2	2.15	2.72	0.085	0.107
b	0.65	0.86	0.026	0.034
b1	0.95	1.40	0.037	0.055
b2	0.95	1.15	0.037	0.045
b3	0.65	1.15	0.026	0.045
c	0.33	0.60	0.013	0.024
D	14.81	15.95	0.583	0.628
D1	8.51	9.45	0.335	0.372
D2	12.19	13.10	0.480	0.516
E	9.70	10.36	0.382	0.408
E1	6.50	8.60	0.256	0.339
e	2.54		0.100	
e1	5.08		0.200	
N	3		3	
H1	5.90	6.90	0.232	0.272
L	13.00	14.00	0.512	0.551
L1	-	4.80	-	0.189
øP	3.60	3.89	0.142	0.153
Q	2.60	3.00	0.102	0.118

DOCUMENT NO.
Z8B00003318
SCALE
0 2.5 5mm
EUROPEAN PROJECTION
ISSUE DATE
30-07-2009
REVISION
06

Figure 1 Outline PG-TG 220, dimensions in mm/inches


Figure 2 Outline PG-T0 220 FullPAK, dimensions in mm/inches

8 Appendix A

Table 22 Related Links

- **IFX CoolMOS Webpage:**
<http://www.infineon.com/cms/en/product/channel.html?channel=ff80808112ab681d0112ab6a628704d8>
- **IFX Design tools:**
<http://www.infineon.com/cms/en/product/promopages/designtools/index.html>

Revision History

IPP50R500CE, IPA50R500CE

Revision: 2012-06-28, Rev. 2.0

Previous Revision

Revision	Date	Subjects (major changes since last revision)
2.0	2012-06-28	Release of final version

We Listen to Your Comments

Any information within this document that you feel is wrong, unclear or missing at all? Your feedback will help us to continuously improve the quality of this document. Please send your proposal (including a reference to this document) to:
erratum@infineon.com

Edition 2011-08-01

Published by

Infineon Technologies AG

81726 München, Germany

© 2011 Infineon Technologies AG

All Rights Reserved.

Legal Disclaimer

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

Information

For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office (www.infineon.com).

Warnings

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

The Infineon Technologies component described in this Data Sheet may be used in life-support devices or systems and/or automotive, aviation and aerospace applications or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support, automotive, aviation and aerospace device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.