

# TVS Diode

Transient Voltage Suppressor Diodes

## ESD3V3XU1U Series

Uni-directional Ultra Low Capacitance ESD / Transient Protection Diode

ESD3V3XU1UL  
ESD3V3XU1US

## Data Sheet

Revision 1.1, 2011-10-19  
Final

Industrial and Multi-Market

**Edition 2011-10-19**

**Published by  
Infineon Technologies AG  
81726 Munich, Germany**

**© 2011 Infineon Technologies AG  
All Rights Reserved.**

#### **Legal Disclaimer**

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation, warranties of non-infringement of intellectual property rights of any third party.

#### **Information**

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office ([www.infineon.com](http://www.infineon.com)).

#### **Warnings**

Due to technical requirements, components may contain dangerous substances. For information on the types in question, please contact the nearest Infineon Technologies Office.

Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

**Revision History**

| Page or Item                                                          | Subjects (major changes since previous revision) |
|-----------------------------------------------------------------------|--------------------------------------------------|
| <b>Revision 1.1, 2011-10-19 Table3-2; Table3-4; Figure3-4 updated</b> |                                                  |
| Revision 1.0                                                          | <b>2011.09.07</b>                                |
|                                                                       |                                                  |
|                                                                       |                                                  |
|                                                                       |                                                  |
|                                                                       |                                                  |
|                                                                       |                                                  |
|                                                                       |                                                  |

**Trademarks of Infineon Technologies AG**

AURIX™, BlueMoon™, C166™, CanPAK™, CIPOS™, CIPURSE™, COMNEON™, EconoPACK™, CoolMOS™, CoolSET™, CORECONTROL™, CROSSAVE™, DAVE™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, HITFET™, HybridPACK™, I<sup>2</sup>RF™, ISOFACE™, IsoPACK™, MIPaq™, ModSTACK™, my-d™, NovalithIC™, OmniTune™, OptiMOS™, ORIGa™, PRIMARION™, PrimePACK™, PrimeSTACK™, PRO-SIL™, PROFET™, RASIC™, ReverSave™, SatRIC™, SIEGET™, SINDRION™, SIPMOS™, SMARTi™, SmartLEWIS™, SOLID FLASH™, TEMPFET™, thinQ!™, TRENCHSTOP™, TriCore™, X-GOLD™, X-PMU™, XMM™, XPOSYS™.

**Other Trademarks**

Advance Design System™ (ADS) of Agilent Technologies, AMBA™, ARM™, MULTI-ICE™, KEIL™, PRIMECELL™, REALVIEW™, THUMB™, µVision™ of ARM Limited, UK. AUTOSAR™ is licensed by AUTOSAR development partnership. Bluetooth™ of Bluetooth SIG Inc. CAT-iq™ of DECT Forum. COLOSSUS™, FirstGPS™ of Trimble Navigation Ltd. EMV™ of EMVCo, LLC (Visa Holdings Inc.). EPCOS™ of Epcos AG. FLEXGO™ of Microsoft Corporation. FlexRay™ is licensed by FlexRay Consortium. HYPERTERMINAL™ of Hilgraeve Incorporated. IEC™ of Commission Electrotechnique Internationale. IrDA™ of Infrared Data Association Corporation. ISO™ of INTERNATIONAL ORGANIZATION FOR STANDARDIZATION. MATLAB™ of MathWorks, Inc. MAXIM™ of Maxim Integrated Products, Inc. MICROTEC™, NUCLEUS™ of Mentor Graphics Corporation. Mifare™ of NXP. MIPI™ of MIPI Alliance, Inc. MIPS™ of MIPS Technologies, Inc., USA. muRata™ of MURATA MANUFACTURING CO., MICROWAVE OFFICE™ (MWO) of Applied Wave Research Inc., OmniVision™ of OmniVision Technologies, Inc. Openwave™ Openwave Systems Inc. RED HAT™ Red Hat, Inc. RFMD™ RF Micro Devices, Inc. SIRIUS™ of Sirius Satellite Radio Inc. SOLARIS™ of Sun Microsystems, Inc. SPANSION™ of Spansion LLC Ltd. Symbian™ of Symbian Software Limited. TAIYO YUDEN™ of Taiyo Yuden Co. TEAKLITE™ of CEVA, Inc. TEKTRONIX™ of Tektronix Inc. TOKO™ of TOKO KABUSHIKI KAISHA TA. UNIX™ of X/Open Company Limited. VERILOG™, PALLADIUM™ of Cadence Design Systems, Inc. VLYNQ™ of Texas Instruments Incorporated. VXWORKS™, WIND RIVER™ of WIND RIVER SYSTEMS, INC. ZETEX™ of Diodes Zetex Limited.

Last Trademarks Update 2010-10-26

## Table of Contents

|          |                                                                                 |    |
|----------|---------------------------------------------------------------------------------|----|
|          | <b>Table of Contents</b>                                                        | 4  |
|          | <b>List of Figures</b>                                                          | 5  |
|          | <b>List of Tables</b>                                                           | 6  |
| <b>1</b> | <b>Uni-directional Ultra Low Capacitance ESD / Transient Protection Diode</b>   | 7  |
| 1.1      | Features                                                                        | 7  |
| 1.2      | Application Examples                                                            | 7  |
| <b>2</b> | <b>Product Description</b>                                                      | 7  |
| <b>3</b> | <b>Characteristics</b>                                                          | 8  |
| 3.1      | Electrical Characteristics at $T_A = 25\text{ °C}$ , unless otherwise specified | 8  |
| 3.2      | Typical Characteristics at $T_A=25\text{°C}$ , unless otherwise specified       | 10 |
| <b>4</b> | <b>Application Information</b>                                                  | 17 |
| <b>5</b> | <b>Package Information</b>                                                      | 18 |
| 5.1      | PG-TSLP-2-17 (mm) [3]                                                           | 18 |
| 5.2      | PG-TSSLP-2-1 (mm) [3]                                                           | 19 |
|          | <b>References</b>                                                               | 20 |
|          | <b>Terminology</b>                                                              | 21 |

## List of Figures

|             |                                                                                                                               |    |
|-------------|-------------------------------------------------------------------------------------------------------------------------------|----|
| Figure 2-1  | Pin Configuration and Schematic Diagram . . . . .                                                                             | 7  |
| Figure 3-1  | Definitions of electrical characteristics . . . . .                                                                           | 8  |
| Figure 3-2  | Forward current, $I_F = (V_F)$ . . . . .                                                                                      | 10 |
| Figure 3-3  | Reverse current, $I_R = (V_R)$ . . . . .                                                                                      | 10 |
| Figure 3-4  | Reverse voltage characteristic, $I_R = (V_R)$ . . . . .                                                                       | 11 |
| Figure 3-5  | Reverse current $I_R = f(T_A)$ , $V_R = 3.3\text{ V}$ . . . . .                                                               | 11 |
| Figure 3-6  | Line capacitance $C_L = f(V_R)$ , $f = 1\text{MHz}$ , from pin 1 to pin 2 . . . . .                                           | 12 |
| Figure 3-7  | IEC61000-4-2 $V_{CL} = f(t)$ , 8 kV positive pulse from pin 1 to pin 2 . . . . .                                              | 13 |
| Figure 3-8  | IEC61000-4-2 $V_{CL} = f(t)$ , 8 kV negative pulse from pin 1 to pin 2 . . . . .                                              | 13 |
| Figure 3-9  | IEC61000-4-2 $V_{CL} = f(t)$ , 15 kV positive pulse from pin 1 to pin 2 . . . . .                                             | 14 |
| Figure 3-10 | IEC61000-4-2 $V_{CL} = f(t)$ , 15 kV negative pulse from pin 1 to pin 2 . . . . .                                             | 14 |
| Figure 3-11 | Clamping voltage $V_{TLP} = f(I_{TLP})$ , from pin 2 to pin 1 <sup>Note: [2]</sup> . . . . .                                  | 15 |
| Figure 3-12 | Clamping voltage $V_{TLP} = f(I_{TLP})$ , from pin 1 to pin 2 <sup>Note: [2]</sup> . . . . .                                  | 15 |
| Figure 3-13 | Forward clamping voltage $I_{PP} = f(V_{FC})$ , from pin 1 to pin 2 according to IEC61000-4-5 (8/20 $\mu\text{s}$ ) . . . . . | 16 |
| Figure 3-14 | Reverse clamping voltage $I_{PP} = f(V_{CL})$ , from pin 1 to pin 2 according to IEC61000-4-5 (8/20 $\mu\text{s}$ ) . . . . . | 16 |
| Figure 4-1  | Single line, uni-directional ESD / Transient protection . . . . .                                                             | 17 |
| Figure 5-1  | PG-TSLP-2-17: Package overview . . . . .                                                                                      | 18 |
| Figure 5-2  | PG-TSLP-2-17: Footprint . . . . .                                                                                             | 18 |
| Figure 5-3  | PG-TSLP-2-17: Packing . . . . .                                                                                               | 18 |
| Figure 5-4  | PG-TSLP-2-17: Marking (example) . . . . .                                                                                     | 18 |
| Figure 5-5  | PG-TSSLP-2-1: Package overview . . . . .                                                                                      | 19 |
| Figure 5-6  | PG-TSSLP-2-1: Footprint . . . . .                                                                                             | 19 |
| Figure 5-7  | PG-TSSLP-2-1: Packing . . . . .                                                                                               | 19 |
| Figure 5-8  | PG-TSSLP-2-1: Marking (example) . . . . .                                                                                     | 19 |

## List of Tables

|           |                                                                          |   |
|-----------|--------------------------------------------------------------------------|---|
| Table 2-1 | Ordering Information                                                     | 7 |
| Table 3-1 | Maximum Rating at $T_A = 25\text{ °C}$ , unless otherwise specified      | 8 |
| Table 3-2 | DC Characteristics at $T_A = 25\text{ °C}$ , unless otherwise specified  | 8 |
| Table 3-3 | RF Characteristics at $T_A = 25\text{ °C}$ , unless otherwise specified  | 9 |
| Table 3-4 | ESD Characteristics at $T_A = 25\text{ °C}$ , unless otherwise specified | 9 |

# 1 Uni-directional Ultra Low Capacitance ESD / Transient Protection Diode

## 1.1 Features

- ESD / transient protection of high speed data lines exceeding:
  - IEC61000-4-2 (ESD):  $\pm 20$  kV (air / contact)
  - IEC61000-4-4 (EFT): 2.5 kV / 50 A (5/50 ns)
  - IEC61000-4-5 (surge): 3 A (8/20  $\mu$ s)
- Maximum working voltage:  $V_{RWM} = 3.3$  V
- Ultra low capacitance  $C_L = 0.4$  pF (typical)
- Very low clamping voltage:  $V_{CL} = 8$  V at  $I_{PP} = 16$  A (typical) [2]
- Very low dynamic resistance:  $R_{DYN} = 0.19$   $\Omega$  (typical) [2]
- Pb-free and halogen-free package (RoHS compliant)



## 1.2 Application Examples

- USB 3.0, 10/100/1000 Ethernet, Firewire, DVI, HDMI, S-ATA, DisplayPort
- Mobile HDMI Link, MDDI, MIPI, SWP / NFC

# 2 Product Description




Figure 2-1 Pin Configuration and Schematic Diagram

Table 2-1 Ordering Information

| Type        | Package      | Configuration           | Marking code |
|-------------|--------------|-------------------------|--------------|
| ESD3V3XU1UL | PG-TSLP-2-17 | 1 line, uni-directional | X1           |
| ESD3V3XU1US | PG-TSSLP-2-1 | 1 line, uni-directional | K            |



### 3 Characteristics


**Table 3-1 Maximum Rating at  $T_A = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified**

| Parameter                                                            | Symbol           | Values |      |      | Unit               |
|----------------------------------------------------------------------|------------------|--------|------|------|--------------------|
|                                                                      |                  | Min.   | Typ. | Max. |                    |
| ESD (air / contact) discharge <sup>1)</sup>                          | $V_{\text{ESD}}$ | –      | –    | 20   | kV                 |
| Peak pulse current ( $t_p = 8/20\text{ }\mu\text{s}$ ) <sup>2)</sup> | $I_{\text{PP}}$  | –      | –    | 3    | A                  |
| Operating temperature range                                          | $T_{\text{OP}}$  | -40    | –    | 125  | $^{\circ}\text{C}$ |
| Storage temperature                                                  | $T_{\text{stg}}$ | -65    | –    | 150  | $^{\circ}\text{C}$ |

1)  $V_{\text{ESD}}$  according to IEC61000-4-2 ( $R = 330\text{ }\Omega$ ,  $C = 150\text{ pF}$ )

2)  $I_{\text{PP}}$  according to IEC61000-4-5

#### 3.1 Electrical Characteristics at $T_A = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified


**Figure 3-1 Definitions of electrical characteristics**
**Table 3-2 DC Characteristics at  $T_A = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified**

| Parameter                 | Symbol           | Values |      |      | Unit | Note / Test Condition                                        |
|---------------------------|------------------|--------|------|------|------|--------------------------------------------------------------|
|                           |                  | Min.   | Typ. | Max. |      |                                                              |
| Reverse working voltage   | $V_{\text{RWM}}$ | –      | –    | 3.3  | V    | Pin 1 to Pin 2                                               |
| Reverse current           | $I_R$            | –      | 1    | 50   | nA   | $V_R = 3.3\text{ V}$ ,<br>from Pin 1 to Pin 2                |
| Reverse breakdown voltage | $V_{\text{BR}}$  | –      | 6.5  | –    | V    | $I_R = 1\text{ mA}$<br>from Pin 1 to Pin 2<br>voltage forced |



## Characteristics

**Table 3-3 RF Characteristics at  $T_A = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified**

| Parameter         | Symbol | Values |      |      | Unit | Note / Test Condition                   |
|-------------------|--------|--------|------|------|------|-----------------------------------------|
|                   |        | Min.   | Typ. | Max. |      |                                         |
| Line capacitance  | $C_L$  | –      | 0.4  | 0.65 | pF   | $V_R = 0\text{ V}$ , $f = 1\text{ MHz}$ |
|                   |        | –      | 0.4  | 0.65 | pF   | $V_R = 0\text{ V}$ , $f = 1\text{ GHz}$ |
| Series inductance | $L_S$  | –      | 0.4  | –    | nH   | ESD3V3XU1US                             |
|                   |        | –      | 0.2  | –    | nH   | ESD3V3XU1UL                             |

**Table 3-4 ESD Characteristics at  $T_A = 25\text{ }^{\circ}\text{C}$ , unless otherwise specified**

| Parameter                                  | Symbol     | Values |      |      | Unit     | Note / Test Condition                             |
|--------------------------------------------|------------|--------|------|------|----------|---------------------------------------------------|
|                                            |            | Min.   | Typ. | Max. |          |                                                   |
| Trigger voltage <sup>1)</sup> [2]          | $V_{TRIG}$ | –      | 7.2  | –    | V        | TLP, from Pin 1 to Pin 2                          |
| Reverse clamping voltage <sup>1)</sup> [2] | $V_{CL}$   | –      | 8    | –    | V        | TLP, $I_{PP} = 16\text{ A}$ , from Pin 1 to Pin 2 |
|                                            |            | –      | 11   | –    | V        | TLP, $I_{PP} = 30\text{ A}$ , from Pin 1 to Pin 2 |
| Forward clamping voltage <sup>1)</sup> [2] | $V_{FC}$   | –      | 6    | –    | V        | TLP, $I_{PP} = 16\text{ A}$ , from Pin 2 to Pin 1 |
|                                            |            | –      | 9    | –    | V        | TLP, $I_{PP} = 30\text{ A}$ , from Pin 2 to Pin 1 |
| Dynamic resistance <sup>1)</sup> [2]       | $R_{DYN}$  | –      | 0.19 | –    | $\Omega$ | TLP, Pin 1 to Pin 2                               |
|                                            |            | –      | 0.23 | –    | $\Omega$ | TLP, Pin 2 to Pin 1                               |

1)Please refer to Application Note AN210. ANSI/ESD STM5.5.1 - Electrostatic Discharge Sensitivity Testing using Transmission Line Pulse (TLP),  $t_p = 100\text{ ns}$ ,  $t_r = 0.6\text{ ns}$ ,  $I_{TLP}$  and  $V_{TLP}$  averaging window:  $t_1 = 30\text{ ns}$  to  $t_2 = 60\text{ ns}$ , extraction of dynamic TLP characteristic between  $I_{PP1} = 10\text{ A}$  and  $I_{PP2} = 40\text{ A}$ .

### 3.2 Typical Characteristics at $T_A=25^\circ\text{C}$ , unless otherwise specified




Figure 3-2 Forward current,  $I_F = (V_F)$




Figure 3-3 Reverse current,  $I_R = (V_R)$




Figure 3-4 Reverse voltage characteristic,  $I_R = (V_R)$




Figure 3-5 Reverse current  $I_R = f(T_A)$ ,  $V_R = 3.3$  V




Figure 3-6 Line capacitance  $C_L = f(V_R)$ ,  $f = 1\text{MHz}$ , from pin 1 to pin 2




Figure 3-7 IEC61000-4-2  $V_{CL} = f(t)$ , 8 kV positive pulse from pin 1 to pin 2




Figure 3-8 IEC61000-4-2  $V_{CL} = f(t)$ , 8 kV negative pulse from pin 1 to pin 2




Figure 3-9 IEC61000-4-2  $V_{CL} = f(t)$ , 15 kV positive pulse from pin 1 to pin 2




Figure 3-10 IEC61000-4-2  $V_{CL} = f(t)$ , 15 kV negative pulse from pin 1 to pin 2




Figure 3-11 Clamping voltage  $V_{TLP} = f(I_{TLP})$ , from pin 2 to pin 1 <sup>Note: [2]</sup>




Figure 3-12 Clamping voltage  $V_{TLP} = f(I_{TLP})$ , from pin 1 to pin 2 <sup>Note: [2]</sup>

Note: TLP parameter:  $Z_0 = 50 \Omega$ ,  $t_p = 100$  ns,  $t_r = 600$  ps, averaging window:  $t_1 = 30$  ns to  $t_2 = 60$  ns, extraction of dynamic resistance using least squares fit of TLP characteristic between  $I_{PP1} = 10$  A and  $I_{PP2} = 40$  A. The equivalent stress level  $V_{IEC}$  according IEC 61000-4-2 ( $R = 330 \Omega$ ,  $C = 150$  pF) is calculated at the broad peak of the IEC waveform at  $t = 30$  ns with 2 A / kV






Figure 3-13 Forward clamping voltage  $I_{PP} = f(V_{FC})$ , from pin 1 to pin 2 according to IEC61000-4-5 (8/20  $\mu$ s)





Figure 3-14 Reverse clamping voltage  $I_{PP} = f(V_{CL})$ , from pin 1 to pin 2 according to IEC61000-4-5 (8/20  $\mu$ s)

## 4 Application Information



**Figure 4-1 Single line, uni-directional ESD / Transient protection**

## 5 Package Information

### 5.1 PG-TSLP-2-17 (mm) [3]




Figure 5-1 PG-TSLP-2-17: Package overview




Figure 5-2 PG-TSLP-2-17: Footprint




Figure 5-3 PG-TSLP-2-17: Packing




Figure 5-4 PG-TSLP-2-17: Marking (example)

## 5.2 PG-TSSLP-2-1 (mm) [3]




Figure 5-5 PG-TSSLP-2-1: Package overview




Figure 5-6 PG-TSSLP-2-1: Footprint




Figure 5-7 PG-TSSLP-2-1: Packing




Figure 5-8 PG-TSSLP-2-1: Marking (example)

## References

- [1] On-chip ESD protection for integrated circuits, Albert Z. H. Wang, ISBN:0-7923-7647-1
- [2] Infineon AG - **Application Note AN210**: Effective ESD Protection Design at System Level Using VF-TLP Characterization Methodology
- [3] Infineon AG - Recommendations for PCB Assembly of Infineon TSLP and TSSLP Package

## Terminology

|             |                                                                                            |
|-------------|--------------------------------------------------------------------------------------------|
| $C_L$       | Line capacitance                                                                           |
| DVI         | Digital Visual Interface                                                                   |
| EFT         | Electrical Fast Transient                                                                  |
| ESD         | Electrostatic Discharge                                                                    |
| HDMI        | High Definition Multimedia Interface                                                       |
| IEC         | International Electrotechnical Commission                                                  |
| $I_{PP}$    | Peak pulse current                                                                         |
| $I_R$       | Reverse current                                                                            |
| $I_{RWM}$   | Reverse working current maximum                                                            |
| MDDI        | Mobile Display Digital Interface                                                           |
| MIPI        | Mobile Industrial Processor Interface                                                      |
| NFC         | Near Field Communication                                                                   |
| PCB         | Printed Circuit Board                                                                      |
| $R_{DYN}$   | Dynamic resistance                                                                         |
| <b>RoHS</b> | Restriction of Hazardous Substances Directive                                              |
| S-ATA       | Serial Advanced Technology Attachment                                                      |
| SWP         | Single Wire Protocol                                                                       |
| $T_A$       | Ambient temperature                                                                        |
| TLP         | Transmission Line Pulse                                                                    |
| $T_{OP}$    | Operation temperature                                                                      |
| $t_p$       | Pulse duration                                                                             |
| $t_r$       | Pulse rise time                                                                            |
| $T_{stg}$   | Storage temperature                                                                        |
| USB         | Universal Serial Bus                                                                       |
| $V_{CL}$    | Reverse clamping voltage                                                                   |
| $V_{ESD}$   | Electrostatic discharge voltage                                                            |
| $V_{FC}$    | Forward Clamping Voltage                                                                   |
| $V_{Hold}$  | Holding Voltage                                                                            |
| $V_{IEC}$   | Equivalent stress level according IEC61000-4-2 ( $R = 330 \Omega$ , $C = 150 \text{ pF}$ ) |
| $V_R$       | Reverse voltage                                                                            |
| $V_{RWM}$   | Reverse working voltage maximum                                                            |
| $V_{Trig}$  | Triggering Voltage                                                                         |
| $Z_0$       | Impedance                                                                                  |

[www.infineon.com](http://www.infineon.com)