

IS61NLF204836B/IS61NVF/NVVF204836B IS61NLF409618B/IS61NVF/NVVF409618B



2M x 36 and 4M x 18

72Mb, FLOW THROUGH 'NO WAIT' STATE BUS SRAM

ADVANCED INFORMATION
FEBRUARY 2013

FEATURES

- 100 percent bus utilization
- No wait cycles between Read and Write
- Internal self-timed write cycle
- Individual Byte Write Control
- Single Read/Write control pin
- Clock controlled, registered address, data and control
- Interleaved or linear burst sequence control using MODE input
- Three chip enables for simple depth expansion and address pipelining
- Power Down mode
- Common data inputs and data outputs
- $\overline{\text{CKE}}$ pin to enable clock and suspend operation
- JEDEC 100-pin TQFP, 119-ball PBGA, and 165-ball PBGA packages
- Power supply:
NLF: V_{DD} 3.3V ($\pm 5\%$), V_{DDQ} 3.3V/2.5V ($\pm 5\%$)
NVF: V_{DD} 2.5V ($\pm 5\%$), V_{DDQ} 2.5V ($\pm 5\%$)
NVVF: V_{DD} 1.8V ($\pm 5\%$), V_{DDQ} 1.8V ($\pm 5\%$)
- JTAG Boundary Scan for PBGA packages
- Industrial temperature available
- Lead-free available

DESCRIPTION

The 72 Meg product family features high-speed, low-power synchronous static RAMs designed to provide a burstable, high-performance, 'no wait' state, device for networking and communications applications. They are organized as 2,096,952 words by 36 bits and 4,193,904 words by 18 bits, fabricated with ISSI's advanced CMOS technology.

Incorporating a 'no wait' state feature, wait cycles are eliminated when the bus switches from read to write, or write to read. This device integrates a 2-bit burst counter, high-speed SRAM core, and high-drive capability outputs into a single monolithic circuit.

All synchronous inputs pass through registers are controlled by a positive-edge-triggered single clock input. Operations may be suspended and all synchronous inputs ignored when Clock Enable, $\overline{\text{CKE}}$ is HIGH. In this state the internal device will hold their previous values.

All Read, Write and Deselect cycles are initiated by the ADV input. When the ADV is HIGH the internal burst counter is incremented. New external addresses can be loaded when ADV is LOW.

Write cycles are internally self-timed and are initiated by the rising edge of the clock inputs and when $\overline{\text{WE}}$ is LOW. Separate byte enables allow individual bytes to be written.

A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected.

FAST ACCESS TIME


Symbol	Parameter	6.5	7.5	Units
t_{KQ}	Clock Access Time	6.5	7.5	ns
t_{Kc}	Cycle Time	7.5	8.5	ns
	Frequency	133	117	MHz

Copyright © 2013 Integrated Silicon Solution, Inc. All rights reserved. ISSI reserves the right to make changes to this specification and its products at any time without notice. ISSI assumes no liability arising out of the application or use of any information, products or services described herein. Customers are advised to obtain the latest version of this device specification before relying on any published information and before placing orders for products.

Integrated Silicon Solution, Inc. does not recommend the use of any of its products in life support applications where the failure or malfunction of the product can reasonably be expected to cause failure of the life support system or to significantly affect its safety or effectiveness. Products are not authorized for use in such applications unless Integrated Silicon Solution, Inc. receives written assurance to its satisfaction, that:


- a.) the risk of injury or damage has been minimized;
- b.) the user assume all such risks; and
- c.) potential liability of Integrated Silicon Solution, Inc is adequately protected under the circumstances

BLOCK DIAGRAM




165-PIN BGA

165-Ball, 13x15 mm BGA
165-Ball, 15x17 mm BGA
1mm Ball Pitch, 11x15 Ball Array



119-PIN BGA

119-Ball, 14x22 mm BGA
1.27mm Ball Pitch, 7x17 Ball Array



PIN CONFIGURATION — 2M x 36, 165-Ball PBGA (TOP VIEW)

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A	$\overline{CE}$	$\overline{BWc}$	$\overline{BWb}$	$\overline{CE2}$	$\overline{CKE}$	ADV	A	A	NC
B	NC	A	CE2	$\overline{BWd}$	$\overline{BWa}$	CLK	$\overline{WE}$	$\overline{OE}$	A	A	NC
C	DQPc	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	DQPb
D	DQc	DQc	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQb	DQb
E	DQc	DQc	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQb	DQb
F	DQc	DQc	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQb	DQb
G	DQc	DQc	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQb	DQb
H	NC	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ
J	DQd	DQd	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQa	DQa
K	DQd	DQd	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQa	DQa
L	DQd	DQd	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQa	DQa
M	DQd	DQd	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQa	DQa
N	DQPd	NC	VDDQ	VSS	NC	NC	NC	VSS	VDDQ	NC	DQPa
P	NC	A	A	A	TDI	A1*	TDO	A	A	A	NC
R	MODE	A	A	A	TMS	A0*	TCK	A	A	A	A

Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.

PIN DESCRIPTIONS

Symbol	Pin Name
A	Synchronous Address Inputs
A0, A1	Synchronous Burst Address Inputs
ADV	Synchronous Burst Address Advance/Load
$\overline{WE}$	Synchronous Read/Write Control Input
CLK	Synchronous Clock
$\overline{CKE}$	Synchronous Clock Enable
$\overline{CE}$, $\overline{CE2}$, CE2	Synchronous Chip Enable
$\overline{BWa}$ - $\overline{BWd}$	Synchronous Byte Write Inputs
$\overline{OE}$	Asynchronous Output Enable
ZZ	Asynchronous Power Sleep Mode

MODE	Burst Sequence Selection
TCK, TDI TDO, TMS	JTAG Pins
VDD	Power Supply
NC	No Connect
DQa-DQd	Synchronous Data Inputs/Outputs
DQPa-DQPd	Synchronous Parity Data Inputs/Outputs
VDDQ	I/O Power Supply
Vss	Ground

119-PIN PBGA PACKAGE CONFIGURATION —2M x 36 (TOP VIEW)

	1	2	3	4	5	6	7
A	VDDQ	A	A	A	A	A	VDDQ
B	NC	CE2	A	ADV	A	$\overline{\text{CE2}}$	NC
C	NC	A	A	VDD	A	A	NC
D	DQc	DQPc	VSS	NC	VSS	DQPb	DQb
E	DQc	DQc	VSS	$\overline{\text{CE}}$	VSS	DQb	DQb
F	VDDQ	DQc	VSS	$\overline{\text{OE}}$	VSS	DQb	VDDQ
G	DQc	DQc	$\overline{\text{BWc}}$	A	$\overline{\text{BWb}}$	DQb	DQb
H	DQc	DQc	VSS	$\overline{\text{WE}}$	VSS	DQb	DQb
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	DQd	DQd	VSS	CLK	VSS	DQa	DQa
L	DQd	DQd	$\overline{\text{BWd}}$	NC	$\overline{\text{BWa}}$	DQa	DQa
M	VDDQ	DQd	VSS	$\overline{\text{CKE}}$	VSS	DQa	VDDQ
N	DQd	DQd	VSS	A1*	VSS	DQa	DQa
P	DQd	DQPd	VSS	A0*	VSS	DQPd	DQa
R	NC	A	MODE	VDD	NC	A	NC
T	NC	A	A	A	A	A	ZZ
U	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ

Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.

PIN DESCRIPTIONS

Symbol	Pin Name
A	Synchronous Address Inputs
A0, A1	Synchronous Burst Address Inputs
ADV	Synchronous Burst Address Advance/Load
$\overline{\text{WE}}$	Synchronous Read/Write Control Input
CLK	Synchronous Clock
$\overline{\text{CKE}}$	Synchronous Clock Enable
$\overline{\text{CE}}$, $\overline{\text{CE2}}$, CE2	Synchronous Chip Enable
$\overline{\text{BWa}}$ - $\overline{\text{BWd}}$	Synchronous Byte Write Inputs
$\overline{\text{OE}}$	Asynchronous Output Enable
ZZ	Asynchronous Power Sleep Mode

MODE	Burst Sequence Selection
TCK, TDI TDO, TMS	JTAG Pins
VDD	Power Supply
NC	No Connect
DQa-DQd	Synchronous Data Inputs/Outputs
DQPd-DQPd	Synchronous Parity Data Inputs/Outputs
VDDQ	I/O Power Supply
VSS	Ground

165-PIN PBGA PACKAGE CONFIGURATION — 4M x 18 (TOP VIEW)

	1	2	3	4	5	6	7	8	9	10	11
A	NC	A	$\overline{CE}$	BWb	NC	$\overline{CE2}$	$\overline{CKE}$	ADV	A	A	A
B	NC	A	CE2	NC	BW _a	CLK	$\overline{WE}$	$\overline{OE}$	A	A	NC
C	NC	NC	VDDQ	VSS	VSS	VSS	VSS	VSS	VDDQ	NC	DQP _a
D	NC	DQb	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	DQ _a
E	NC	DQb	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	DQ _a
F	NC	DQb	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	DQ _a
G	NC	DQb	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	NC	DQ _a
H	NC	NC	NC	VDD	VSS	VSS	VSS	VDD	NC	NC	ZZ
J	DQb	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQ _a	NC
K	DQb	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQ _a	NC
L	DQb	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQ _a	NC
M	DQb	NC	VDDQ	VDD	VSS	VSS	VSS	VDD	VDDQ	DQ _a	NC
N	DQP _b	NC	VDDQ	VSS	NC	NC	NC	VSS	VDDQ	NC	NC
P	NC	A	A	A	TDI	A1*	TDO	A	A	A	NC
R	MODE	A	A	A	TMS	A0*	TCK	A	A	A	A

Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.

PIN DESCRIPTIONS

Symbol	Pin Name
A	Synchronous Address Inputs
A0, A1	Synchronous Burst Address Inputs
ADV	Synchronous Burst Address Advance/Load
$\overline{WE}$	Synchronous Read/Write Control Input
CLK	Synchronous Clock
$\overline{CKE}$	Synchronous Clock Enable
$\overline{CE}$, $\overline{CE2}$, CE2	Synchronous Chip Enable
BW _a -BW _b	Synchronous Byte Write Inputs
$\overline{OE}$	Asynchronous Output Enable
ZZ	Asynchronous Power Sleep Mode

MODE	Burst Sequence Selection
TCK, TDI TDO, TMS	JTAG Pins
VDD	Power Supply
NC	No Connect
DQ _a -DQ _b	Synchronous Data Inputs/Outputs
DQP _a -DQP _b	Synchronous Parity Data Inputs/Outputs
VDDQ	I/O Power Supply
Vss	Ground

119-PIN PBGA PACKAGE CONFIGURATION —4M x 18 (TOP VIEW)

	1	2	3	4	5	6	7
A	VDDQ	A	A	A	A	A	VDDQ
B	NC	CE2	A	ADV	A	$\overline{\text{CE}}2$	NC
C	NC	A	A	VDD	A	A	NC
D	DQb	NC	VSS	NC	VSS	DQP _a	NC
E	NC	DQb	VSS	$\overline{\text{CE}}$	VSS	NC	DQ _a
F	VDDQ	NC	VSS	$\overline{\text{OE}}$	VSS	DQ _a	VDDQ
G	NC	DQb	$\overline{\text{BW}}b$	A	NC	NC	DQ _a
H	DQb	NC	VSS	$\overline{\text{WE}}$	VSS	DQ _a	NC
J	VDDQ	VDD	NC	VDD	NC	VDD	VDDQ
K	NC	DQb	VSS	CLK	VSS	NC	DQ _a
L	DQb	NC	NC	NC	$\overline{\text{BW}}a$	DQ _a	NC
M	VDDQ	DQb	VSS	$\overline{\text{CKE}}$	VSS	NC	VDDQ
N	DQb	NC	VSS	A1*	VSS	DQ _a	NC
P	NC	DQP _b	VSS	A0*	VSS	NC	DQ _a
R	NC	A	MODE	VDD	NC	A	NC
T	A	A	A	A	A	A	ZZ
U	VDDQ	TMS	TDI	TCK	TDO	NC	VDDQ

Note: A0 and A1 are the two least significant bits (LSB) of the address field and set the internal burst counter if burst is desired.


PIN DESCRIPTIONS

Symbol	Pin Name
A	Synchronous Address Inputs
A0, A1	Synchronous Burst Address Inputs
ADV	Synchronous Burst Address Advance/Load
$\overline{\text{WE}}$	Synchronous Read/Write Control Input
CLK	Synchronous Clock
$\overline{\text{CKE}}$	Synchronous Clock Enable
$\overline{\text{CE}}$, $\overline{\text{CE}}2$, CE2	Synchronous Chip Enable
$\overline{\text{BW}}a$ - $\overline{\text{BW}}b$	Synchronous Byte Write Inputs
$\overline{\text{OE}}$	Asynchronous Output Enable
ZZ	Asynchronous Power Sleep Mode

MODE	Burst Sequence Selection
TCK, TDI TDO, TMS	JTAG Pins
VDD	Power Supply
NC	No Connect
DQ _a -DQ _b	Synchronous Data Inputs/Outputs
DQP _a -DQP _b	Synchronous Parity Data Inputs/Outputs
VDDQ	I/O Power Supply
Vss	Ground

PIN CONFIGURATION

100-Pin TQFP




PIN DESCRIPTIONS

Symbol	Pin Name
A	Synchronous Address Inputs
A0, A1	Synchronous Burst Address Inputs
ADV	Synchronous Burst Address Advance/Load
$\overline{WE}$	Synchronous Read/Write Control Input
CLK	Synchronous Clock
$\overline{CKE}$	Synchronous Clock Enable
$\overline{CE}$, $\overline{CE2}$, CE2	Synchronous Chip Enable
$\overline{BWA}$ - $\overline{BWD}$	Synchronous Byte Write Inputs
$\overline{OE}$	Asynchronous Output Enable
ZZ	Asynchronous Power Sleep Mode

MODE	Burst Sequence Selection
TCK, TDI TDO, TMS	JTAG Pins
VDD	Power Supply
NC	No Connect
DQa-DQd	Synchronous Data Inputs/Outputs
DQPa-DQPd	Synchronous Parity Data Inputs/Outputs
VDDQ	I/O Power Supply
Vss	Ground

PIN CONFIGURATION

100-Pin TQFP




PIN DESCRIPTIONS

Symbol	Pin Name
A	Synchronous Address Inputs
A0, A1	Synchronous Burst Address Inputs
ADV	Synchronous Burst Address Advance/Load
$\overline{WE}$	Synchronous Read/Write Control Input
CLK	Synchronous Clock
$\overline{CKE}$	Synchronous Clock Enable
$\overline{CE}$, $\overline{CE2}$, CE2	Synchronous Chip Enable
$\overline{BWA}$ - $\overline{BWB}$	Synchronous Byte Write Inputs
$\overline{OE}$	Asynchronous Output Enable
ZZ	Asynchronous Power Sleep Mode

MODE	Burst Sequence Selection
TCK, TDI TDO, TMS	JTAG Pins
VDD	Power Supply
NC	No Connect
DQa-DQb	Synchronous Data Inputs/Outputs
DQPa-DQPb	Synchronous Parity Data Inputs/Outputs
VDDQ	I/O Power Supply
VSS	Ground

STATE DIAGRAM



SYNCHRONOUS TRUTH TABLE⁽¹⁾

Operation	Address Used	$\overline{CE}$	CE2	$\overline{CE2}$	ADV	$\overline{WE}$	$\overline{BWx}$	$\overline{OE}$	$\overline{CKE}$	CLK
Not Selected	N/A	H	X	X	L	X	X	X	L	↑
Not Selected	N/A	X	L	X	L	X	X	X	L	↑
Not Selected	N/A	X	X	H	L	X	X	X	L	↑
Not Selected Continue	N/A	X	X	X	H	X	X	X	L	↑
Begin Burst Read	External Address	L	H	L	L	H	X	L	L	↑
Continue Burst Read	Next Address	X	X	X	H	X	X	L	L	↑
NOP/Dummy Read	External Address	L	H	L	L	H	X	H	L	↑
Dummy Read	Next Address	X	X	X	H	X	X	H	L	↑
Begin Burst Write	External Address	L	H	L	L	L	L	X	L	↑
Continue Burst Write	Next Address	X	X	X	H	X	L	X	L	↑
NOP/Write Abort	N/A	L	H	L	L	L	H	X	L	↑
Write Abort	Next Address	X	X	X	H	X	H	X	L	↑
Ignore Clock	Current Address	X	X	X	X	X	X	X	H	↑

Notes:

- "X" means don't care.
- The rising edge of clock is symbolized by ↑
- A continue deselect cycle can only be entered if a deselect cycle is executed first.
- $\overline{WE} = L$ means Write operation in Write Truth Table.
 $\overline{WE} = H$ means Read operation in Write Truth Table.
- Operation finally depends on status of asynchronous pins ($\overline{ZZ}$ and $\overline{OE}$).

ASYNCHRONOUS TRUTH TABLE⁽¹⁾

Operation	ZZ	$\overline{OE}$	I/O STATUS
Sleep Mode	H	X	High-Z
Read	L	L	DQ
	L	H	High-Z
Write	L	X	Din, High-Z
Deselected	L	X	High-Z

Notes:

1. X means "Don't Care".
2. For write cycles following read cycles, the output buffers must be disabled with $\overline{OE}$, otherwise data bus contention will occur.
3. Sleep Mode means power Sleep Mode where stand-by current does not depend on cycle time.
4. Deselected means power Sleep Mode where stand-by current depends on cycle time.

WRITE TRUTH TABLE (x18)

Operation	$\overline{WE}$	$\overline{BWa}$	$\overline{BWb}$
READ	H	X	X
WRITE BYTE a	L	L	H
WRITE BYTE b	L	H	L
WRITE ALL BYTES	L	L	L
WRITE ABORT/NOP	L	H	H

Notes:

1. X means "Don't Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK.

WRITE TRUTH TABLE (x36)

Operation	$\overline{WE}$	$\overline{Bw}a$	$\overline{Bw}b$	$\overline{Bw}c$	$\overline{Bw}d$
READ	H	X	X	X	X
WRITE BYTE a	L	L	H	H	H
WRITE BYTE b	L	H	L	H	H
WRITE BYTE c	L	H	H	L	H
WRITE BYTE d	L	H	H	H	L
WRITE ALL BYTES	L	L	L	L	L
WRITE ABORT/NOP	L	H	H	H	H

Notes:

1. X means "Don't Care".
2. All inputs in this table must meet setup and hold time around the rising edge of CLK.


POWER UP SEQUENCE

$V_{DDQ} \rightarrow V_{DD}^1 \rightarrow I/O \text{ Pins}^2$

Notes:

1. V_{DD} can be applied at the same time as V_{DDQ} .
2. Applying I/O inputs is recommended after V_{DDQ} is ready. The inputs of the I/O pins can be applied at the same time as V_{DDQ} provided V_{IH} (level of I/O pins) is lower than V_{DDQ} .


POWER-UP INITIALIZATION TIMING



INTERLEAVED BURST ADDRESS TABLE (MODE = V_{DD} or NC)

External Address A1 A0	1st Burst Address A1 A0	2nd Burst Address A1 A0	3rd Burst Address A1 A0
00	01	10	11
01	00	11	10
10	11	00	01
11	10	01	00

LINEAR BURST ADDRESS TABLE (MODE = V_{SS})



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	NLF Value	NVF/NVVF Value	Unit
T _{STG}	Storage Temperature	−65 to +150	−65 to +150	°C
P _D	Power Dissipation	1.6	1.6	W
I _{OUT}	Output Current (per I/O)	100	100	mA
V _{IN} , V _{OUT}	Voltage Relative to V _{SS} for I/O Pins	−0.5 to V _{DDQ} + 0.3	−0.5 to V _{DDQ} + 0.3	V
V _{IN}	Voltage Relative to V _{SS} for for Address and Control Inputs	−0.3 to V _{DD} + 0.5	−0.3 to V _{DD} + 0.3	V

Notes:

1. Stress greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, precautions may be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.
3. This device contains circuitry that will ensure the output devices are in High-Z at power up.

OPERATING RANGE (IS61NLFx)

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	3.3V ± 5%	3.3V / 2.5V ± 5%
Industrial	−40°C to +85°C	3.3V ± 5%	3.3V / 2.5V ± 5%

OPERATING RANGE (IS61NVFx)

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	2.5V ± 5%	2.5V ± 5%
Industrial	−40°C to +85°C	2.5V ± 5%	2.5V ± 5%

OPERATING RANGE (IS61NVVFx)

Range	Ambient Temperature	V _{DD}	V _{DDQ}
Commercial	0°C to +70°C	1.8V ± 5%	1.8V ± 5%
Industrial	−40°C to +85°C	1.8V ± 5%	1.8V ± 5%

DC ELECTRICAL CHARACTERISTICS (Over Operating Range) ^{1, 2, 3}

Symbol	Parameter	Test Conditions	3.3V		2.5V		1.8V		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
V _{OH}	Output HIGH Voltage	I _{OH} = -4.0 mA (3.3V) I _{OH} = -1.0 mA (2.5V, 1.8V)	2.4	—	2.0	—	V _{DDQ} - 0.4	—	V
V _{OL}	Output LOW Voltage	I _{OL} = 8.0 mA (3.3V) I _{OL} = 1.0 mA (2.5V, 1.8V)	—	0.4	—	0.4	—	0.4	V
V _{IH}	Input HIGH Voltage		2.0	V _{DD} + 0.3	1.7	V _{DD} + 0.3	0.6V _{DD}	V _{DD} + 0.3	V
V _{IL}	Input LOW Voltage		-0.3	0.8	-0.3	0.7	-0.3	0.3V _{DD}	V
I _{LI}	Input Leakage Current	V _{SS} ≤ V _{IN} ≤ V _{DD} ^(1,4)	-5	5	-5	5	-5	5	μA
	Input Current of MODE	V _{SS} ≤ V _{IN} ≤ V _{DD} ⁽⁵⁾	-30	5	-30	5	-30	5	
	Input Current of ZZ	V _{SS} ≤ V _{IN} ≤ V _{DD} ⁽⁶⁾	-5	30	-5	30	-5	30	
I _{LO}	Output Leakage Current	V _{SS} ≤ V _{OUT} ≤ V _{DDQ} , $\overline{OE}$ = V _{IH}	-5	5	-5	5	-5	5	μA

Notes:

1. All voltages referenced to ground.
2. Overshoot:
3.3V and 2.5V: V_{IH} (AC) ≤ V_{DD} + 1.5V (Pulse width less than t_{KC} / 2)
1.8V: V_{IH} (AC) ≤ V_{DD} + 0.5V (Pulse width less than t_{KC} / 2)
3. Undershoot:
3.3V and 2.5V: V_{IL} (AC) ≥ -1.5V (Pulse width less than t_{KC} / 2)
1.8V: V_{IL} (AC) ≥ -0.5V (Pulse width less than t_{KC} / 2)
4. Except MODE and ZZ.
5. MODE is connected to pull-up resistor internally.
6. ZZ is connected to pull-down resistor internally

POWER SUPPLY CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	Test Conditions	Temp. range	6.5 MAX		7.5 MAX		Unit
				x18	x36	x18	x36	
I _{CC}	AC Operating Supply Current	Device Selected, $\overline{OE}$ = V _{IH} , ZZ ≤ V _{IL} , All Inputs ≤ 0.2V or ≥ V _{DD} - 0.2V, Cycle Time ≥ t _{KC} min.	Com. Ind.	260 270	260 270	240 250	240 250	mA
I _{SB}	Standby Current TTL Input	Device Deselected, V _{DD} = Max., All Inputs ≤ V _{IL} or ≥ V _{IH} , ZZ ≤ V _{IL} , f = Max.	Com. Ind.	130 135	130 135	130 135	130 135	mA
I _{SBI}	Standby Current CMOS Input	Device Deselected, V _{DD} = Max., V _{IN} ≤ V _{SS} + 0.2V or ≥ V _{DD} - 0.2V f = 0	Com. Ind.	115 120	115 120	115 120	115 120	mA

CAPACITANCE^(1,2)

Symbol	Parameter	Conditions	Max.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	6	pF
C _{OUT}	Input/Output Capacitance	V _{OUT} = 0V	8	pF

Notes:

1. Tested initially and after any design or process changes that may affect these parameters.
2. Test conditions: T_A = 25°C, f = 1 MHz, V_{DD} = 3.3V.

3.3V I/O AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 3.0V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.5V
Output Load	See Figures 1 and 2

3.3V I/O OUTPUT LOAD EQUIVALENT




Figure 1




Figure 2

2.5V I/O AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 2.5V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	1.25V
Output Load	See Figures 3 and 4

2.5V I/O OUTPUT LOAD EQUIVALENT




Figure 3




Figure 4

1.8V I/O AC TEST CONDITIONS

Parameter	Unit
Input Pulse Level	0V to 1.8V
Input Rise and Fall Times	1.5 ns
Input and Output Timing and Reference Level	0.9V
Output Load	See Figures 5 and 6

1.8V I/O OUTPUT LOAD EQUIVALENT




Figure 5




Figure 6

READ/WRITE CYCLE SWITCHING CHARACTERISTICS⁽¹⁾ (Over Operating Range)

Symbol	Parameter	6.5		7.5		Unit
		Min.	Max.	Min.	Max.	
f _{max}	Clock Frequency	—	133	—	117	MHz
t _{KC}	Cycle Time	7.5	—	8.5	—	ns
t _{KH}	Clock High Time	2.2	—	2.5	—	ns
t _{KL}	Clock Low Time	2.2	—	2.5	—	ns
t _{KQ}	Clock Access Time	—	6.5	—	7.5	ns
t _{KQX} ⁽²⁾	Clock High to Output Invalid	2.5	—	2.5	—	ns
t _{KQLZ} ^(2,3)	Clock High to Output Low-Z	2.5	—	2.5	—	ns
t _{KQHZ} ^(2,3)	Clock High to Output High-Z	—	3.8	—	4.0	ns
t _{OEQ}	Output Enable to Output Valid	—	3.2	—	3.4	ns
t _{OELZ} ^(2,3)	Output Enable to Output Low-Z	0	—	0	—	ns
t _{OEHZ} ^(2,3)	Output Disable to Output High-Z	—	3.5	—	3.5	ns
t _{AS}	Address Setup Time	1.5	—	1.5	—	ns
t _{WS}	Read/Write Setup Time	1.5	—	1.5	—	ns
t _{CES}	Chip Enable Setup Time	1.5	—	1.5	—	ns
t _{SE}	Clock Enable Setup Time	1.5	—	1.5	—	ns
t _{ADVS}	Address Advance Setup Time	1.5	—	1.5	—	ns
t _{DS}	Data Setup Time	1.5	—	1.5	—	ns
t _{AH}	Address Hold Time	0.5	—	0.5	—	ns
t _{HE}	Clock Enable Hold Time	0.5	—	0.5	—	ns
t _{WH}	Write Hold Time	0.5	—	0.5	—	ns
t _{CEH}	Chip Enable Hold Time	0.5	—	0.5	—	ns
t _{ADVH}	Address Advance Hold Time	0.5	—	0.5	—	ns
t _{DH}	Data Hold Time	0.5	—	0.5	—	ns
t _{POWER} ⁽⁴⁾	V _{DD} (typical) to First Access	1	—	1	—	ms


Notes:

1. Configuration signal MODE is static and must not change during normal operation.
2. Guaranteed but not 100% tested. This parameter is periodically sampled.
3. Tested with load in Figure 2.
4. t_{POWER} is the time that the power needs to be supplied above V_{DD} (min) initially before READ or WRITE operation can be initiated.


SNOOZE MODE ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Conditions	Temperature Range	Min.	Max.	Unit
ISB2	Current during SNOOZE MODE	$ZZ \geq V_{DD} - 0.2V$	Com. Ind. Auto.	— — —	80 90 100	mA
tPDS	ZZ active to input ignored			—	2	cycle
tPUS	ZZ inactive to input sampled			2	—	cycle
tZZI	ZZ active to SNOOZE current			—	2	cycle
tRZZI	ZZ inactive to exit SNOOZE current			0	—	ns

SLEEP MODE TIMING




READ CYCLE TIMING




NOTES: $\overline{WRITE} = L$ means $\overline{WE} = L$ and $\overline{BWx} = L$
 $\overline{WE} = L$ and $\overline{BWx} = L$
 $\overline{CE} = L$ means $\overline{CE1} = L$, $\overline{CE2} = H$ and $\overline{CE2} = L$
 $\overline{CE} = H$ means $\overline{CE1} = H$, or $\overline{CE1} = L$ and $\overline{CE2} = H$, or $\overline{CE1} = L$ and $\overline{CE2} = L$

□ Don't Care
 ⊠ Undefined

WRITE CYCLE TIMING




SINGLE READ/WRITE CYCLE TIMING



NOTES: $\overline{\text{WRITE}} = \text{L}$ means $\overline{\text{WE}} = \text{L}$ and $\overline{\text{BWx}} = \text{L}$
 $\overline{\text{CE}} = \text{L}$ means $\overline{\text{CE1}} = \text{L}$, $\overline{\text{CE2}} = \text{H}$ and $\overline{\text{CE2}} = \text{L}$
 $\overline{\text{CE}} = \text{H}$ means $\overline{\text{CE1}} = \text{H}$, or $\overline{\text{CE1}} = \text{L}$ and $\overline{\text{CE2}} = \text{H}$, or $\overline{\text{CE1}} = \text{L}$ and $\overline{\text{CE2}} = \text{L}$


CKE OPERATION TIMING



NOTES: $\overline{\text{WRITE}} = \text{L}$ means $\overline{\text{WE}} = \text{L}$ and $\overline{\text{BWx}} = \text{L}$
 $\overline{\text{CE}} = \text{L}$ means $\overline{\text{CE1}} = \text{L}$, $\text{CE2} = \text{H}$ and $\overline{\text{CE2}} = \text{L}$
 $\overline{\text{CE}} = \text{H}$ means $\overline{\text{CE1}} = \text{H}$, or $\overline{\text{CE1}} = \text{L}$ and $\overline{\text{CE2}} = \text{H}$, or $\overline{\text{CE1}} = \text{L}$ and $\text{CE2} = \text{L}$

□ Don't Care
 ▤ Undefined

$\overline{\text{CE}}$ OPERATION TIMING



IEEE 1149.1 SERIAL BOUNDARY SCAN (JTAG)

The serial boundary scan Test Access Port (TAP) is only available in the PBGA package. (Not available in TQFP package.) This port operates in accordance with IEEE Standard 1149.1-1900, but does not include all functions required for full 1149.1 compliance. These functions from the IEEE specification are excluded because they place added delay in the critical speed path of the SRAM. The TAP controller operates in a manner that does not conflict with the performance of other devices using 1149.1 fully compliant TAPs.

DISABLING THE JTAG FEATURE

The SRAM can operate without using the JTAG feature. To disable the TAP controller, TCK must be tied LOW (V_{SS}) to prevent clocking of the device. TDI and TMS are internally pulled up and may be disconnected. They may alternately be connected to V_{DD} through a pull-up resistor. TDO should be left disconnected. On power-up, the device will start in a reset state which will not interfere with the device operation.

TEST ACCESS PORT (TAP) - TEST CLOCK

The test clock is only used with the TAP controller. All inputs are captured on the rising edge of TCK and outputs are driven from the falling edge of TCK.


TEST MODE SELECT (TMS)

The TMS input is used to send commands to the TAP controller and is sampled on the rising edge of TCK. This pin may be left disconnected if the TAP is not used. The pin is internally pulled up, resulting in a logic HIGH level.

TEST DATA-IN (TDI)

The TDI pin is used to serially input information to the registers and can be connected to the input of any register. The register between TDI and TDO is chosen by the instruction loaded into the TAP instruction register. For information on instruction register loading, see the TAP Controller State Diagram. TDI is internally pulled up and can be disconnected if the TAP is unused in an application. TDI is connected to the Most Significant Bit (MSB) on any register.

TAP CONTROLLER BLOCK DIAGRAM



TEST DATA OUT (TDO)

The TDO output pin is used to serially clock data-out from the registers. The output is active depending on the current state of the TAP state machine (see TAP Controller State Diagram). The output changes on the falling edge of TCK and TDO is connected to the Least Significant Bit (LSB) of any register.

PERFORMING A TAP RESET

A Reset is performed by forcing TMS HIGH (V_{DD}) for five rising edges of TCK. RESET may be performed while the SRAM is operating and does not affect its operation. At power-up, the TAP is internally reset to ensure that TDO comes up in a high-Z state.

TAP REGISTERS

Registers are connected between the TDI and TDO pins and allow data to be scanned into and out of the SRAM test circuitry. Only one register can be selected at a time through the instruction registers. Data is serially loaded into the TDI pin on the rising edge of TCK and output on the TDO pin on the falling edge of TCK.

Instruction Register

Three-bit instructions can be serially loaded into the instruction register. This register is loaded when it is placed between the TDI and TDO pins. (See TAP Controller Block Diagram) At power-up, the instruction register is loaded with the IDCODE instruction. It is also loaded with the IDCODE instruction if the controller is placed in a reset state as previously described.

When the TAP controller is in the Capture-IR state, the two least significant bits are loaded with a binary "01" pattern to allow for fault isolation of the board level serial test path.

Bypass Register

To save time when serially shifting data through registers, it is sometimes advantageous to skip certain states. The bypass register is a single-bit register that can be placed between TDI and TDO pins. This allows data to be shifted through the SRAM with minimal delay. The bypass reg-

ister is set LOW (V_{SS}) when the BYPASS instruction is executed.

Boundary Scan Register

The boundary scan register is connected to all input and output pins on the SRAM. Several no connect (NC) pins are also included in the scan register to reserve pins for higher density devices. The x36 configuration has a 75-bit-long register and the x18 configuration also has a 75-bit-long register. The boundary scan register is loaded with the contents of the RAM Input and Output ring when the TAP controller is in the Capture-DR state and then placed between the TDI and TDO pins when the controller is moved to the Shift-DR state. The EXTEST, SAMPLE/PRELOAD and SAMPLE-Z instructions can be used to capture the contents of the Input and Output ring.

The Boundary Scan Order tables show the order in which the bits are connected. Each bit corresponds to one of the bumps on the SRAM package. The MSB of the register is connected to TDI, and the LSB is connected to TDO.

Scan Register Sizes

Register Name	Bit Size (x18)	Bit Size (x36)
Instruction	3	3
Bypass	1	1
ID	32	32
Boundary Scan	75	75

Identification (ID) Register

The ID register is loaded with a vendor-specific, 32-bit code during the Capture-DR state when the IDCODE command is loaded to the instruction register. The IDCODE is hardwired into the SRAM and can be shifted out when the TAP controller is in the Shift-DR state. The ID register has vendor code and other information described in the Identification Register Definitions table.

IDENTIFICATION REGISTER DEFINITIONS

Instruction Field	Description	2M x 36	4M x 18
Revision Number (31:28)	Reserved for version number.	xxxx	xxxx
Device Depth (27:23)	Defines depth of SRAM. 2M or 4M	01010	01011
Device Width (22:18)	Defines Width of the SRAM. x36 or x18	00100	00011
ISSI Device ID (17:12)	Reserved for future use.	xxxxx	xxxxx
ISSI JEDEC ID (11:1)	Allows unique identification of SRAM vendor.	00001010101	00001010101
ID Register Presence (0)	Indicate the presence of an ID register.	1	1

TAP INSTRUCTION SET

Eight instructions are possible with the three-bit instruction register and all combinations are listed in the Instruction Code table. Three instructions are listed as RESERVED and should not be used and the other five instructions are described below. The TAP controller used in this SRAM is not fully compliant with the 1149.1 convention because some mandatory instructions are not fully implemented. The TAP controller cannot be used to load address, data or control signals and cannot preload the Input or Output buffers. The SRAM does not implement the 1149.1 commands EXTEST or INTEST or the PRELOAD portion of SAMPLE/PRELOAD; instead it performs a capture of the Inputs and Output ring when these instructions are executed. Instructions are loaded into the TAP controller during the Shift-IR state when the instruction register is placed between TDI and TDO. During this state, instructions are shifted from the instruction register through the TDI and TDO pins. To execute an instruction once it is shifted in, the TAP controller must be moved into the Update-IR state.

EXTEST

EXTEST is a mandatory 1149.1 instruction which is to be executed whenever the instruction register is loaded with all 0s. Because EXTEST is not implemented in the TAP controller, this device is not 1149.1 standard compliant. The TAP controller recognizes an all-0 instruction. When an EXTEST instruction is loaded into the instruction register, the SRAM responds as if a SAMPLE/PRELOAD instruction has been loaded. There is a difference between the instructions, unlike the SAMPLE/PRELOAD instruction, EXTEST places the SRAM outputs in a High-Z state.

IDCODE

The IDCODE instruction causes a vendor-specific, 32-bit code to be loaded into the instruction register. It also places the instruction register between the TDI and TDO pins and allows the IDCODE to be shifted out of the device when the TAP controller enters the Shift-DR state. The IDCODE instruction is loaded into the instruction register upon power-up or whenever the TAP controller is given a test logic reset state.

SAMPLE-Z

The SAMPLE-Z instruction causes the boundary scan register to be connected between the TDI and TDO pins when the TAP controller is in a Shift-DR state. It also places all SRAM outputs into a High-Z state.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a 1149.1 mandatory instruction. The PRELOAD portion of this instruction is not implemented, so the TAP controller is not fully 1149.1 compliant. When the SAMPLE/PRELOAD instruction is loaded to the instruction register and the TAP controller is in the Capture-DR state, a snapshot of data on the inputs and output pins is captured in the boundary scan register.

It is important to realize that the TAP controller clock operates at a frequency up to 10 MHz, while the SRAM clock runs more than an order of magnitude faster. Because of the clock frequency differences, it is possible that during the Capture-DR state, an input or output will under-go a transition. The TAP may attempt a signal capture while in transition (metastable state). The device will not be harmed, but there is no guarantee of the value that will be captured or repeatable results.

To guarantee that the boundary scan register will capture the correct signal value, the SRAM signal must be stabilized long enough to meet the TAP controller's capture set-up plus hold times (t_{CS} and t_{CH}). To insure that the SRAM clock input is captured correctly, designs need a way to stop (or slow) the clock during a SAMPLE/PRELOAD instruction. If this is not an issue, it is possible to capture all other signals and simply ignore the value of the CLK captured in the boundary scan register.

Once the data is captured, it is possible to shift out the data by putting the TAP into the Shift-DR state. This places the boundary scan register between the TDI and TDO pins.

Note that since the PRELOAD part of the command is not implemented, putting the TAP into the Update to the Update-DR state while performing a SAMPLE/PRELOAD instruction will have the same effect as the Pause-DR command.

BYPASS

When the BYPASS instruction is loaded in the instruction register and the TAP is placed in a Shift-DR state, the bypass register is placed between the TDI and TDO pins. The advantage of the BYPASS instruction is that it shortens the boundary scan path when multiple devices are connected together on a board.

RESERVED

These instructions are not implemented but are reserved for future use. Do not use these instructions.

Code	Instruction	Description
000	EXTEST	Captures the Input/Output ring contents. Places the boundary scan register between the TDI and TDO. Forces all SRAM outputs to High-Z state. This instruction is not 1149.1 compliant.
001	IDCODE	Loads the ID register with the vendor ID code and places the register between TDI and TDO. This operation does not affect SRAM operation.
010	SAMPLE-Z	Captures the Input/Output contents. Places the boundary scan register between TDI and TDO. Forces all SRAM output drivers to a High-Z state.
011	RESERVED	Do Not Use: This instruction is reserved for future use.
100	SAMPLE/PRELOAD	Captures the Input/Output ring contents. Places the boundary scan register between TDI and TDO. Does not affect the SRAM operation. This instruction does not implement 1149.1 preload function and is therefore not 1149.1 compliant.
101	RESERVED	Do Not Use: This instruction is reserved for future use.
110	RESERVED	Do Not Use: This instruction is reserved for future use.
111	BYPASS	Places the bypass register between TDI and TDO. This operation does not affect SRAM operation.

```

graph TD
    Reset([Test Logic Reset]) -- 1 --> Reset
    Reset -- 0 --> RunTest([Run Test/Idle])
    RunTest -- 0 --> RunTest
    RunTest -- 1 --> SelectDR([Select DR])
    SelectDR -- 1 --> SelectIR([Select IR])
    SelectDR -- 0 --> CaptureDR([Capture DR])
    SelectIR -- 0 --> CaptureIR([Capture IR])
    CaptureDR -- 1 --> ShiftDR([Shift DR])
    CaptureIR -- 1 --> ShiftIR([Shift IR])
    ShiftDR -- 0 --> ShiftDR
    ShiftIR -- 0 --> ShiftIR
    ShiftDR -- 1 --> Exit1DR([Exit1 DR])
    ShiftIR -- 1 --> Exit1IR([Exit1 IR])
    Exit1DR -- 0 --> PauseDR([Pause DR])
    Exit1IR -- 0 --> PauseIR([Pause IR])
    PauseDR -- 1 --> PauseDR
    PauseIR -- 1 --> PauseIR
    PauseDR -- 0 --> Exit2DR([Exit2 DR])
    PauseIR -- 0 --> Exit2IR([Exit2 IR])
    Exit2DR -- 1 --> UpdateDR([Update DR])
    Exit2IR -- 1 --> UpdateIR([Update IR])
    UpdateDR -- 0 --> RunTest
    UpdateIR -- 0 --> RunTest
    UpdateIR -- 1 --> Reset
  
```

TAP Electrical Characteristics ($V_{DDQ} = 3.3V$ Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V_{OH1}	Output HIGH Voltage	$I_{OH} = -4 \text{ mA}$	2.4	—	V
V_{OH2}	Output HIGH Voltage	$I_{OH} = -100 \text{ } \mu\text{A}$	2.9	—	V
V_{OL1}	Output LOW Voltage	$I_{OL} = 8 \text{ mA}$	—	0.4	V
V_{OL2}	Output LOW Voltage	$I_{OL} = 100 \text{ } \mu\text{A}$	—	0.2	V
V_{IH}	Input HIGH Voltage		2.0	$V_{DD}+0.3$	V
V_{IL}	Input LOW Voltage		-0.3	0.8	V
I_x	Input Load Current	$V_{SS} \leq V_{IN} \leq V_{DDQ}$	-30	30	μA

TAP Electrical Characteristics ($V_{DDQ} = 2.5V$ Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V_{OH1}	Output HIGH Voltage	$I_{OH} = -1 \text{ mA}$	2.0	—	V
V_{OH2}	Output HIGH Voltage	$I_{OH} = -100 \text{ } \mu\text{A}$	2.1	—	V
V_{OL1}	Output LOW Voltage	$I_{OL} = 1 \text{ mA}$	—	0.4	V
V_{OL2}	Output LOW Voltage	$I_{OL} = 100 \text{ } \mu\text{A}$	—	0.2	V
V_{IH}	Input HIGH Voltage		1.7	$V_{DD}+0.3$	V
V_{IL}	Input LOW Voltage		-0.3	0.7	V
I_x	Input Load Current	$V_{SS} \leq V_{IN} \leq V_{DDQ}$	-30	30	μA

TAP Electrical Characteristics ($V_{DDQ} = 1.8V$ Operating Range)

Symbol	Parameter	Test Conditions	Min.	Max.	Units
V_{OH1}	Output HIGH Voltage	$I_{OH} = -1 \text{ mA}$	$V_{DD}-0.4$	—	V
V_{OL1}	Output LOW Voltage	$I_{OL} = 1 \text{ mA}$	—	0.5	V
V_{IH}	Input HIGH Voltage		1.3	$V_{DD}+0.3$	V
V_{IL}	Input LOW Voltage		-0.3	0.7	V
I_x	Input Load Current	$V_{SS} \leq V_{IN} \leq V_{DDQ}$	-30	30	μA


TAP AC ELECTRICAL CHARACTERISTICS (OVER OPERATING RANGE)

Parameter	Symbol	Min	Max	Units
TCK cycle time	t_{THTH}	100	—	ns
TCK high pulse width	t_{HTL}	40	—	ns
TCK low pulse width	t_{LTH}	40	—	ns
TMS Setup	t_{MVTH}	10	—	ns
TMS Hold	t_{THMX}	10	—	ns
TDI Setup	t_{DVTH}	10	—	ns
TDI Hold	t_{THDX}	10	—	ns
TCK Low to Valid Data	t_{TLOV}	—	20	ns


TAP AC TEST CONDITIONS

(1.8V/2.5V/3.3V) Input pulse levels	0 to 1.8V/0 to 2.5V/0 to 3.0V
Input rise and fall times	1.5ns
Input timing reference levels	0.9V/1.25V/1.5V
Output reference levels	0.9V/1.25V/1.5V
Test load termination supply voltage	0.9V/1.25V/1.5V
Vtrig	0.9V/1.25V/1.5V

TAP Output Load Equivalent



TAP TIMING



BOUNDARY SCAN ORDER

165 BGA					119 BGA				
X36			X18		X36			X18	
Bit #	Bump ID	Signal	Bump ID	Signal	Bit #	Bump ID	Signal	Bump ID	Signal
1	N6	NC	N6	NC	1		NC		NC
2	N7	NC	N7	NC	2		NC		NC
3	N10	NC	N10	NC	3		NC		NC
4	P11	NC	P11	NC	4		NC		NC
5	P8	A18	P8	A18	5		A18		A18
6	R8	A17	R8	A17	6		A17		A17
7	R9	A16	R9	A16	7		A16		A16
8	P9	A15	P9	A15	8		A15		A15
9	P10	A14	P10	A14	9		A14		A14
10	R10	A13	R10	A13	10		A13		A13
11	R11	A12	R11	A12	11		A12		A12
12	H11	ZZ	H11	ZZ	12	T7	ZZ	T7	ZZ
13	N11	DQa0	N11	NC	13	P6	DQa0	P6	NC
14	M11	DQa1	M11	NC	14	N7	DQa1	N7	NC
15	L11	DQa2	L11	NC	15	M6	DQa2	M6	NC
16	K11	DQa6	K11	NC	16	L7	DQa6	L7	NC
17	J11	DQa7	J11	NC	17	K6	DQa7	K6	NC
18	M10	DQa3	M10	DQa8	18	P7	DQa3	P7	DQa8
19	L10	DQa4	L10	DQa7	19	N6	DQa4	N6	DQa7
20	K10	DQa5	K10	DQa6	20	L6	DQa5	L6	DQa6
21	J10	DQa8	J10	DQa5	21	K7	DQa8	K7	DQa5
22	H9	NC	H9	NC	22		NC		NC
23	H10	NC	H10	NC	23		NC		NC
24	G11	DQb8	G11	DQa4	24	H6	DQb8	H6	DQa4
25	F11	DQb7	F11	DQa3	25	G7	DQb7	G7	DQa3
26	E11	DQb5	E11	DQa2	26	F6	DQb5	F6	DQa2
27	D11	DQb4	D11	DQa1	27	E7	DQb4	E7	DQa1
28	G10	DQb6	G10	NC	28	H7	DQb6	H7	NC
29	F10	DQb3	F10	NC	29	G6	DQb3	G6	NC
30	E10	DQb2	E10	NC	30	E6	DQb2	E6	NC
31	D10	DQb1	D10	NC	31	D7	DQb1	D7	NC
32	C11	DQb0	C11	DQa0	32	D6	DQb0	D6	DQa0
33	A11	NC	A11	A21	33	T1	NC	T1	A21
34	B11	NC	B11	NC	34		NC		NC
35	A10	A11	A10	A11	35		A11		A11
36	B10	A10	B10	A10	36		A10		A10
37	A9	A9	A9	A9	37	G4	A9	G4	A9
38	B9	A8	B9	A8	38	A4	A8	A4	A8
39	C10	NC	C10	NC	39		NC		NC
40	A8	ADV	A8	ADV	40	B4	ADV	B4	ADV
41	B8	/OE	B8	/OE	41	F4	/OE	F4	/OE
42	A7	/CKE	A7	/CKE	42	M4	/CKE	M4	/CKE
43	B7	/WE	B7	/WE	43	H4	/WE	H4	/WE
44	B6	CLK	B6	CLK	44	K4	CLK	K4	CLK

Continued on next page

165 BGA					119 BGA				
X36			X18		X36			X18	
Bit #	Bump ID	Signal	Bump ID	Signal	Bit #	Bump ID	Signal	Bump ID	Signal
45	A6	/CE2	A6	/CE2	45	B6	/CE2	B6	/CE2
46	B5	/Bwa	B5	/Bwa	46	L5	/Bwa	L5	/Bwa
47	A5	/Bwb	A5	NC	47	G5	/Bwb	G5	NC
48	A4	/Bwc	A4	/Bwb	48	G3	/Bwc	G3	/Bwb
49	B4	/Bwd	B4	NC	49	L3	/Bwd	L3	NC
50	B3	CE2	B3	CE2	50	B2	CE2	B2	CE2
51	A3	/CE1	A3	/CE1	51	E4	/CE1	E4	/CE1
52	A2	A7	A2	A7	52		A7		A7
53	B2	A6	B2	A6	53		A6		A6
54	C2	NC	C2	NC	54		NC		NC
55	B1	NC	B1	NC	55		NC		NC
56	A1	NC	A1	NC	56		NC		NC
57	C1	DQc0	C1	NC	57	D2	DQc0	D2	NC
58	D1	DQc1	D1	NC	58	E1	DQc1	E1	NC
59	E1	DQc2	E1	NC	59	F2	DQc2	F2	NC
60	F1	DQc6	F1	NC	60	G1	DQc6	G1	NC
61	G1	DQc7	G1	NC	61	H2	DQc7	H2	NC
62	D2	DQc3	D2	DQb8	62	D1	DQc3	D1	DQb8
63	E2	DQc4	E2	DQb7	63	E2	DQc4	E2	DQb7
64	F2	DQc5	F2	DQb6	64	G2	DQc5	G2	DQb6
65	G2	DQc8	G2	DQb5	65	H1	DQc8	H1	DQb5
66	H1	NC	H1	NC	66		NC		NC
67	H2	NC	H2	NC	67		NC		NC
68	H3	NC	H3	NC	68		NC		NC
69	J1	DQd8	J1	DQb4	69	K2	DQd8	K2	DQb4
70	K1	DQd7	K1	DQb3	70	L1	DQd7	L1	DQb3
71	L1	DQd5	L1	DQb2	71	M2	DQd5	M2	DQb2
72	M1	DQd4	M1	DQb1	72	N1	DQd4	N1	DQb1
73	J2	DQd6	J2	NC	73	K1	DQd6	K1	NC
74	K2	DQd3	K2	NC	74	L2	DQd3	L2	NC
75	L2	DQd2	L2	NC	75	N2	DQd2	N2	NC
76	M2	DQd1	M2	NC	76	P1	DQd1	P1	NC
77	N1	DQd0	N1	DQb0	77	P2	DQd0	P2	DQb0
78	N2	NC	N2	NC	78		NC		NC
79	P1	NC	P1	NC	79		NC		NC
80	R1	MODE	R1	MODE	80	R3	MODE	R3	MODE
81	R2	A4	R2	A4	81		A4		A4
82	P3	A3	P3	A3	82		A3		A3
83	R3	A2	R3	A2	83		A2		A2
84	P2	A5	P2	A5	84		A5		A5
85	R4	A19	R4	A19	85		A19		A19
86	P4	A20	P4	A20	86	T2	A20	T2	A20
87	N5	NC	N5	NC	87		NC		NC
88	P6	A1	P6	A1	88	N4	A1	N4	A1
89	R6	A0	R6	A0	89	P4	A0	P4	A0
90	*	Int	*	Int	90	*	Int	*	Int

Commercial Range: 0°C to 70°C (VDD = 3.3V / VDDQ = 2.5V/3.3V)

Access Time	x36	x18	Package
6.5ns	IS61NLF204836B-6.5TQ	IS61NLF409618B-6.5TQ	100 TQFP
	IS61NLF204836B-6.5B3	IS61NLF409618B-6.5B3	165 PBGA, 13x15mm
	IS61NLF204836B-6.5M3	IS61NLF409618B-6.5M3	165 PBGA, 15x17mm
	IS61NLF204836B-6.5B2	IS61NLF409618B-6.5B2	119 PBGA
	IS61NLF204836B-6.5TQL	IS61NLF409618B-6.5TQL	100 TQFP, Lead-free
	IS61NLF204836B-6.5B3L	IS61NLF409618B-6.5B3L	165 PBGA, 13x15mm, Lead-free
	IS61NLF204836B-6.5M3L	IS61NLF409618B-6.5M3L	165 PBGA, 15x17mm, Lead-free
	IS61NLF204836B-6.5B2L	IS61NLF409618B-6.5B2L	119 PBGA, Lead-free
7.5ns	IS61NLF204836B-7.5TQ	IS61NLF409618B-7.5TQ	100 TQFP
	IS61NLF204836B-7.5B3	IS61NLF409618B-7.5B3	165 PBGA, 13x15mm
	IS61NLF204836B-7.5M3	IS61NLF409618B-7.5M3	165 PBGA, 15x17mm
	IS61NLF204836B-7.5B2	IS61NLF409618B-7.5B2	119 PBGA
	IS61NLF204836B-7.5TQL	IS61NLF409618B-7.5TQL	100 TQFP, Lead-free
	IS61NLF204836B-7.5B3L	IS61NLF409618B-7.5B3L	165 PBGA, 13x15mm, Lead-free
	IS61NLF204836B-7.5M3L	IS61NLF409618B-7.5M3L	165 PBGA, 15x17mm, Lead-free
	IS61NLF204836B-7.5B2L	IS61NLF409618B-7.5B2L	119 PBGA, Lead-free

Commercial Range: 0°C to 70°C (VDD = 2.5V / VDDQ = 2.5V)

Access Time	x36	x18	Package
6.5MHz	IS61NVF204836B-6.5TQ	IS61NVF409618B-6.5TQ	100 TQFP
	IS61NVF204836B-6.5B3	IS61NVF409618B-6.5B3	165 PBGA, 13x15mm
	IS61NVF204836B-6.5M3	IS61NVF409618B-6.5M3	165 PBGA, 15x17mm
	IS61NVF204836B-6.5B2	IS61NVF409618B-6.5B2	119 PBGA
	IS61NVF204836B-6.5TQL	IS61NVF409618B-6.5TQL	100 TQFP, Lead-free
	IS61NVF204836B-6.5B3L	IS61NVF409618B-6.5B3L	165 PBGA, 13x15mm, Lead-free
	IS61NVF204836B-6.5M3L	IS61NVF409618B-6.5M3L	165 PBGA, 15x17mm, Lead-free
	IS61NVF204836B-6.5B2L	IS61NVF409618B-6.5B2L	119 PBGA, Lead-free
7.5ns	IS61NVF204836B-7.5TQ	IS61NVF409618B-7.5TQ	100 TQFP
	IS61NVF204836B-7.5B3	IS61NVF409618B-7.5B3	165 PBGA, 13x15mm
	IS61NVF204836B-7.5M3	IS61NVF409618B-7.5M3	165 PBGA, 15x17mm
	IS61NVF204836B-7.5B2	IS61NVF409618B-7.5B2	119 PBGA
	IS61NVF204836B-7.5TQL	IS61NVF409618B-7.5TQL	100 TQFP, Lead-free
	IS61NVF204836B-7.5B3L	IS61NVF409618B-7.5B3L	165 PBGA, 13x15mm, Lead-free
	IS61NVF204836B-7.5M3L	IS61NVF409618B-7.5M3L	165 PBGA, 15x17mm, Lead-free
	IS61NVF204836B-7.5B2L	IS61NVF409618B-7.5B2L	119 PBGA, Lead-free

IS61NLF204836B/IS61NVF/NVVF204836B

IS61NLF409618B/IS61NVF/NVVF409618B

Commercial Range: 0°C to 70°C(VDD = 1.8V / VDDQ = 1.8V)

Access Time	x36	x18	Package
7.5ns	IS61NVVF204836B-7.5TQ	IS61NVVF409618B-7.5TQ	100 TQFP
	IS61NVVF204836B-7.5B3	IS61NVVF409618B-7.5B3	165 PBGA,13x15mm
	IS61NVVF204836B-7.5M3	IS61NVVF409618B-7.5M3	165 PBGA,15x17mm
	IS61NVVF204836B-7.5B2	IS61NVVF409618B-7.5B2	119 PBGA
	IS61NVVF204836B-7.5TQL	IS61NVVF409618B-7.5TQL	100 TQFP, 3CE, Lead-free
	IS61NVVF204836B-7.5B3L	IS61NVVF409618B-7.5B3L	165 PBGA,13x15mm, Lead-free
	IS61NVVF204836B-7.5M3L	IS61NVVF409618B-7.5M3L	165 PBGA,15x17mm, Lead-free
	IS61NVVF204836B-7.5B2L	IS61NVVF409618B-7.5B2L	119 PBGA, Lead-free

Industrial Range: -40°C to +85°C (VDD = 3.3V / VDDQ = 2.5V/3.3V)

Access Time	x36	x18	Package
6.5ns	IS61NLF204836B-6.5TQI	IS61NLF409618B-6.5TQI	100 TQFP
	IS61NLF204836B-6.5B3I	IS61NLF409618B-6.5B3I	165 PBGA,13x15mm
	IS61NLF204836B-6.5M3I	IS61NLF409618B-6.5M3I	165 PBGA,15x17mm
	IS61NLF204836B-6.5B2I	IS61NLF409618B-6.5B2I	119 PBGA
	IS61NLF204836B-6.5TQLI	IS61NLF409618B-6.5TQLI	100 TQFP, Lead-free
	IS61NLF204836B-6.5B3LI	IS61NLF409618B-6.5B3LI	165 PBGA,13x15mm, Lead-free
	IS61NLF204836B-6.5M3LI	IS61NLF409618B-6.5M3LI	165 PBGA,15x17mm, Lead-free
	IS61NLF204836B-6.5B2LI	IS61NLF409618B-6.5B2LI	119 PBGA, Lead-free
7.5ns	IS61NLF204836B-7.5TQI	IS61NLF409618B-7.5TQI	100 TQFP
	IS61NLF204836B-7.5B3I	IS61NLF409618B-7.5B3I	165 PBGA,13x15mm
	IS61NLF204836B-7.5M3I	IS61NLF409618B-7.5M3I	165 PBGA,15x17mm
	IS61NLF204836B-7.5B2I	IS61NLF409618B-7.5B2I	119 PBGA
	IS61NLF204836B-7.5TQLI	IS61NLF409618B-7.5TQLI	100 TQFP, Lead-free
	IS61NLF204836B-7.5B3LI	IS61NLF409618B-7.5B3LI	165 PBGA,13x15mm, Lead-free
	IS61NLF204836B-7.5M3LI	IS61NLF409618B-7.5M3LI	165 PBGA,15x17mm, Lead-free
	IS61NLF204836B-7.5B2LI	IS61NLF409618B-7.5B2LI	119 PBGA, Lead-free

Industrial Range: -40°C to +85°C (VDD = 2.5V / VDDQ = 2.5V)

Access Time	x36	x18	Package
6.5ns	IS61NVF204836B-6.5TQI	IS61NVF409618B-6.5TQI	100 TQFP
	IS61NVF204836B-6.5B3I	IS61NVF409618B-6.5B3I	165 PBGA, 13x15mm
	IS61NVF204836B-6.5M3I	IS61NVF409618B-6.5M3I	165 PBGA, 15x17mm
	IS61NVF204836B-6.5B2I	IS61NVF409618B-6.5B2I	119 PBGA
	IS61NVF204836B-6.5TQLI	IS61NVF409618B-6.5TQLI	100 TQFP, Lead-free
	IS61NVF204836B-6.5B3LI	IS61NVF409618B-6.5B3LI	165 PBGA, 13x15mm, Lead-free
	IS61NVF204836B-6.5M3LI	IS61NVF409618B-6.5M3LI	165 PBGA, 15x17mm, Lead-free
	IS61NVF204836B-6.5B2LI	IS61NVF409618B-6.5B2LI	119 PBGA, Lead-free
7.5ns	IS61NVF204836B-7.5TQI	IS61NVF409618B-7.5TQI	100 TQFP
	IS61NVF204836B-7.5B3I	IS61NVF409618B-7.5B3I	165 PBGA, 13x15mm
	IS61NVF204836B-7.5M3I	IS61NVF409618B-7.5M3I	165 PBGA, 15x17mm
	IS61NVF204836B-7.5B2I	IS61NVF409618B-7.5B2I	119 PBGA
	IS61NVF204836B-7.5TQLI	IS61NVF409618B-7.5TQLI	100 TQFP, Lead-free
	IS61NVF204836B-7.5B3LI	IS61NVF409618B-7.5B3LI	165 PBGA, 13x15mm, Lead-free
	IS61NVF204836B-7.5M3LI	IS61NVF409618B-7.5M3LI	165 PBGA, 15x17mm, Lead-free
	IS61NVF204836B-7.5B2LI	IS61NVF409618B-7.5B2LI	119 PBGA, Lead-free

Industrial Range: -40°C to +85°C (VDD = 1.8V / VDDQ = 1.8V)

Access Time	x36	x18	Package
7.5ns	IS61NVVF204836B-7.5TQI	IS61NVVF409618B-7.5TQI	100 TQFP
	IS61NVVF204836B-7.5B3I	IS61NVVF409618B-7.5B3I	165 PBGA, 13x15mm
	IS61NVVF204836B-7.5M3I	IS61NVVF409618B-7.5M3I	165 PBGA, 15x17mm
	IS61NVVF204836B-7.5B2I	IS61NVVF409618B-7.5B2I	119 PBGA
	IS61NVVF204836B-7.5TQLI	IS61NVVF409618B-7.5TQLI	100 TQFP, Lead-free
	IS61NVVF204836B-7.5B3LI	IS61NVVF409618B-7.5B3LI	165 PBGA, 13x15mm, Lead-free
	IS61NVVF204836B-7.5M3LI	IS61NVVF409618B-7.5M3LI	165 PBGA, 15x17mm, Lead-free
	IS61NVVF204836B-7.5B2LI	IS61NVVF409618B-7.5B2LI	119 PBGA, Lead-free

Automotive(A3) Range: -40°C to +125°C (VDD = 3.3V / VDDQ = 2.5V/3.3V)


Access Time	x36	x18	Package
Please contact ISSI (SRAM@issi.com)			

Automotive(A3) Range: -40°C to +125°C (VDD = 2.5V / VDDQ = 2.5V)

Access Time	x36	x18	Package
Please contact ISSI (SRAM@issi.com)			

Automotive(A3) Range: -40°C to +125°C (VDD = 1.8V / VDDQ = 1.8V)

Access Time	x36	x18	Package
Please contact ISSI (SRAM@issi.com)			






SYMBOL	DIMENSION IN MM		DIMENSION IN INCH	
	MIN.	NOM.	MAX.	MIN. NOM. MAX.
A	1.40		1.60	0.055 0.063
A1	0.05		0.15	0.002 0.006
A2	1.35	1.40	1.45	0.053 0.055 0.057
b	0.22	0.30	0.38	0.009 0.012 0.015
D	21.90	22.00	22.10	0.862 0.866 0.870
D1	19.90	20.00	20.10	0.783 0.787 0.791
E	15.90	16.00	16.10	0.626 0.630 0.634
E1	13.90	14.00	14.10	0.547 0.551 0.555
e	0.65 BSC.		0.026 BSC.	
L	0.45	0.60	0.75	0.018 0.024 0.030
L1	0.25 BSC.		0.010 BSC.	
ZD	0.575 REF.		0.023 REF.	
ZE	0.825 REF.		0.032 REF.	
θ	0	3.5°	7°	0 3.5° 7°

NOTE :

1. CONTROLLING DIMENSION : MM
2. DIMENSION D1 AND E1 DO NOT INCLUDE MOLD PROTRUSION.
3. DIMENSION b DOES NOT INCLUDE DAMBAR PROTRUSION/INTRUSION.

	TITLE	100L14x20x1.4mm LQFP (Footprint : 2.0 mm) Package Outline	REV.	F	DATE	09/01/2009





SYM.	DIMENSION (mm)			DIMENSION (inch)		
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.
A	—	—	1.20	—	—	0.047
A1	0.25	0.35	0.40	0.010	0.014	0.016
A2	—	0.79	—	—	0.031	—
b	0.40	0.45	0.50	0.016	0.018	0.020
D	14.90	15.00	15.10	0.587	0.591	0.594
D1	13.90	14.00	14.10	0.547	0.551	0.555
E	12.90	13.00	13.10	0.508	0.512	0.516
E1	9.90	10.00	10.10	0.390	0.394	0.398
E	1.00 BSC			0.039 BSC		


NOTE :

1. CONTROLLING DIMENSION : MM .

	TITLE	165L 13x15mm TF-BGA Package Outline	REV. B	DATE 08/28/2008



SYM.	DIMENSION (mm)			DIMENSION (inch)		
	MIN.	NOM.	MAX.	MAX.	NOM.	MIN.
A	—	—	1.40	—	—	0.055
A1	0.27	—	0.46	0.011	—	0.018
b	0.40	0.45	0.50	0.016	0.018	0.020
D	16.90	17.00	17.10	0.665	0.669	0.673
D1	13.90	14.00	14.10	0.547	0.551	0.555
E	14.90	15.00	15.10	0.587	0.591	0.594
E1	9.90	10.00	10.10	0.390	0.394	0.398
e	1.00 BSC			0.039 BSC		



	TITLE	165L 15x17mm LF-BGA Package Outline	REV. B	DATE 12/10/2007
---	-------	--	--------	-----------------