

## ALD110808/ALD110808A/ALD110908/ALD110908/

## QUAD/DUAL N-CHANNEL ENHANCEMENT MODE EPAD® PRECISION MATCHED PAIR MOSFET ARRAY VGS(th)= +0.80V

#### **GENERAL DESCRIPTION**

ALD110808A/ALD110808/ALD110908A/ALD110908 are high precision monolithic quad/dual enhancement mode N-Channel MOSFETs matched at the factory using ALD's proven EPAD® CMOS technology. These devices are intended for low voltage, small signal applications.

These MOSFET devices are built on the same monolithic chip, so they exhibit excellent temperature tracking characteristics. They are versatile as circuit elements and are useful design component for a broad range of analog applications. They are basic building blocks for current sources, differential amplifier input stages, transmission gates, and multiplexer applications. For most applications, connect the V- and IC pins to the most negative voltage in the system and the V+ pin to the most positive voltage. All other pins must have voltages within these voltage limits at all times.

ALD110808/ALD110908 devices are built for minimum offset voltage and differential thermal response, and they are suited for switching and amplifying applications in +1.0V to +10V (+/- 5 V) systems where low input bias current, low input capacitance and fast switching speed are desired. As these are MOSFET devices, they feature very large (almost infinite) current gain in a low frequency, or near DC, operating environment.

These devices are suitable for use in precision applications which require very high current gain, beta, such as current mirrors and current sources. The high input impedance and the high DC current gain of the Field Effect Transistors result from extremely low current loss through the control gate. The DC current gain is limited by the gate input leakage current, which is specified at 30pA at room temperature. For example, DC beta of the device at a drain current of 3mA and input leakage current of 30pA at  $25^{\circ}$ C is = 3mA/30pA = 100,000,000.

#### FEATURES

- Enhancement-mode (normally off)
- Standard Gate Threshold Voltages: +0.80V
- Matched MOSFET to MOSFET characteristics
- Tight lot to lot parametric control
- Low input capacitance
- VGS(th) match to 2mV and 10mV
- High input impedance  $10^2\Omega$  typical
- Positive, zero, and negative VGS(th) temperature coefficient
- DC current gain >10°
- · Low input and output leakage currents

#### **ORDERING INFORMATION** ("L" suffix denotes lead-free (RoHS))


| Operating Temperature Range*<br>0°C to +70°C 0°C to +70°C |               |               |               |  |
|---|---------------|---------------|---------------|--|
| 16-Pin  | 16-Pin        | 8-Pin         | 8-Pin         |  |
| SOIC  | Plastic Dip   | SOIC          | Plastic Dip   |  |
| Package   | Package       | Package       | Package       |  |
| ALD110808ASCL   | ALD110808APCL | ALD110908ASAL | ALD110908APAL |  |
| ALD110808SCL  | ALD110808PCL  | ALD110908SAL  | ALD110908PAL  |  |

\* Contact factory for industrial temp. range or user-specified threshold voltage values.

#### **APPLICATIONS**

- Precision current mirrors
- Precision current sources
- Voltage choppers
- Differential amplifier input stage
- Voltage comparator
- Voltage bias circuits
- · Sample and Hold
- · Analog inverter
- Level shifters
- Source followers and buffers
- Current multipliers
- · Analog switches / multiplexers

#### PIN CONFIGURATION



Rev 2.1 ©2012 Advanced Linear Devices, Inc. 415 Tasman Drive, Sunnyvale, CA 94089-1706 Tel: (408) 747-1155 Fax: (408) 747-1286 www.aldinc.com

## ABSOLUTE MAXIMUM RATINGS

| Drain-Source voltage, V <sub>DS</sub>                  | 10.6V           |
|--|-----------------|
| Gate-Source voltage, VGS                               | 10.6V           |
| Power dissipation                                      | 500 mW          |
| Operating temperature range SCL, PCL, SAL, PAL package | 0°C to +70°C    |
| Storage temperature range                              | -65°C to +150°C |
| Lead temperature, 10 seconds                           | +260°C          |

CAUTION: ESD Sensitive Device. Use static control procedures in ESD controlled environment.

# OPERATING ELECTRICAL CHARACTERISTICS V+ = +5V V- = GND TA = 25 $^\circ$ C unless otherwise specified

|   |                      | ALD110808A/ALD110908A |                     | ALD110808/ALD110908 |      |                     |          |          |   |
|---|----------------------|-----------------------|---------------------|---------------------|------|---------------------|----------|----------|---|
| Parameter                                 | Symbol               | Min                   | Тур                 | Max                 | Min  | Тур                 | Max      | Unit     | Test Conditions   |
| Gate Threshold Voltage                    | VGS(th)              | 0.78                  | 0.80                | 0.82                | 0.78 | 0.80                | 0.82     | V        | $I_{DS} = 1 \mu A, V_{DS} = 0.1 V$  |
| Offset Voltage<br>VGS(th)1-VGS(th)2       | VOS                  |                       | 1                   | 2                   |      | 3                   | 10       | mV       |   |
| Offset Voltage Tempco                     | TCVOS                |                       | 5                   |                     |      | 5                   |          | μV/°C    | VDS1 = VDS2   |
| GateThreshold Voltage Tempco              | TCVGS(th)            |                       | -1.7<br>0.0<br>+1.6 |                     |      | -1.7<br>0.0<br>+1.6 |          | mV/°C    | $\begin{split} I_D &= 1 \mu A,  V_{DS} = 0.1 V \\ I_D &= 20 \mu A,  V_{DS} = 0.1 V \\ I_D &= 40 \mu A,  V_{DS} = 0.1 V \end{split}$ |
| On Drain Current                          | IDS (ON)             |                       | 12.0<br>3.0         |                     |      | 12.0<br>3.0         |          | mA       | V <sub>GS</sub> = +10.3V, V <sub>DS</sub> = +5V<br>V <sub>GS</sub> = +4.8V, V <sub>DS</sub> = +5V                                   |
| Forward Transconductance                  | G <sub>FS</sub>      |                       | 1.4                 |                     |      | 1.4                 |          | mmho     | V <sub>GS</sub> = +4.8V<br>V <sub>DS</sub> = +9.8V  |
| Transconductance Mismatch                 | ∆GFS                 |                       | 1.8                 |                     |      | 1.8                 |          | %        |   |
| Output Conductance                        | GOS                  |                       | 68                  |                     |      | 68                  |          | μmho     | VGS = +4.8V<br>VDS = +9.8V  |
| Drain Source On Resistance                | R <sub>DS</sub> (ON) |                       | 500                 |                     |      | 500                 |          | Ω        | V <sub>DS</sub> = +0.1V<br>V <sub>GS</sub> = +4.8V  |
| Drain Source On Resistance<br>Mismatch    | ∆RDS (ON)            |                       | 0.5                 |                     |      | 0.5                 |          | %        |   |
| Drain Source Breakdown<br>Voltage         | BVDSX                | 10                    |                     |                     | 10   |                     |          | V        | I <sub>DS</sub> = 1.0μA<br>V= V <sub>GS</sub> = -1.0V   |
| Drain Source Leakage Current <sup>1</sup> | IDS (OFF)            |                       | 10                  | 400                 |      | 10                  | 400<br>4 | pA<br>nA | V <sub>GS</sub> = -0.2V, V <sub>DS</sub> =+5V<br>V <sup>-</sup> = -5V<br>T <sub>A</sub> = 125°C                                     |
| Gate Leakage Current <sup>1</sup>         | IGSS                 |                       | 3                   | 200<br>1            |      | 3                   | 200<br>1 | pA<br>nA | V <sub>DS</sub> = 0V V <sub>GS</sub> = +5V<br>T <sub>A</sub> =125°C   |
| Input Capacitance                         | CISS                 |                       | 2.5                 |                     |      | 2.5                 |          | pF       |   |
| Transfer Reverse Capacitance              | CRSS                 |                       | 0.1                 |                     |      | 0.1                 |          | pF       |   |
| Turn-on Delay Time                        | ton                  |                       | 10                  |                     |      | 10                  |          | ns       | $V^+ = 5V R_L = 5K\Omega$   |
| Turn-off Delay Time                       | toff                 |                       | 10                  |                     |      | 10                  |          | ns       | V+ = 5V RL= 5KΩ   |
| Crosstalk                                 |                      |                       | 60                  |                     |      | 60                  |          | dB       | f = 100KHz  |

Notes: 1 Consists of junction leakage currents

## PERFORMANCE CHARACTERISTICS OF EPAD® PRECISION MATCHED PAIR MOSFET FAMILY

ALD1108xx/ALD1109xx/ALD1148xx/ALD1149xx are monolithic quad/dual N-Channel MOSFETs matched at the factory using ALD's proven EPAD® CMOS technology. These devices are intended for low voltage, small signal applications.

ALD's Electrically Programmable Analog Device (EPAD) technology provides the industry's only family of matched transistors with a range of precision threshold values. All members of this family are designed and actively programmed for exceptional matching of device electrical characteristics. Threshold values range from -3.50V Depletion to +3.50V Enhancement devices, including standard products specified at -3.50V, -1.30V, -0.40V, +0.00V, +0.20V, +0.40V, +0.80V, +1.40V, and +3.30V. ALD can also provide any customer desired value between -3.50V and +3.50V. For all these devices, even the depletion and zero threshold transistors, ALD EPAD technology enables the same well controlled turn-off, subthreshold, and low leakage characteristics as standard enhancement mode MOSFETs. With the design and active programming, even units from different batches and different date of manufacture have well matched characteristics. As these devices are on the same monolithic chip, they also exhibit excellent tempco tracking.

This EPAD MOSFET Array product family (EPAD MOSFET) is available in the three separate categories, each providing a distinctly different set of electrical specifications and characteristics. The first category is the ALD110800/ALD110900 Zero-Threshold<sup>TM</sup> mode EPAD MOSFETs. The second category is the ALD1108xx/ALD1109xx enhancement mode EPAD MOSFETs. The third category is the ALD1148xx/ALD1149xx depletion mode EPAD MOSFETs. (The suffix "xx" denotes threshold voltage in 0.1 V steps, for example, xx=08 denotes 0.80V).

The ALD110800/ALD110900 (quad/dual) are EPAD MOSFETs in which the individual threshold voltage of each MOSFET is fixed at zero. The threshold voltage is defined as  $I_{DS} = 1uA @ V_{DS} = 0.1V$  when the gate voltage  $V_{GS} = 0.00V$ . Zero threshold devices operate in the enhancement region when operated above threshold voltage and current level ( $V_{GS} > 0.00V$  and  $I_{DS} > 1uA$ ) and subthreshold region when operated at or below threshold voltage and current level ( $V_{GS} < 0.00V$  and  $I_{DS} < 1uA$ ). This device, along with other very low threshold voltage members of the product family, constitute a class of EPAD MOSFETs that enable ultra low supply voltage operation and nanopower type of circuit designs, applicable in either analog or digital circuits.

The ALD1108xx/ALD1109xx (quad/dual) product family features precision matched enhancement mode EPAD MOSFET devices, which require a positive bias voltage to turn on. Precision threshold values such as +1.40V, +0.80V, +0.20V are offered. No conductive channel exists between the source and drain at zero applied gate voltage for these devices, except that the +0.20V version has a subthreshold current at about 20nA.

The ALD1148xx/ALD1149xx (quad/dual) features depletion mode EPAD MOSFETs, which are normally-on devices when the gate bias voltage is at zero volt. The depletion mode threshold voltage is at a negative voltage level at which the EPAD MOSFET turns off. Without a supply voltage and/or with V<sub>GS</sub> = 0.0V the EPAD MOSFET device is already turned on and exhibits a defined and controlled on-resistance between the source and drain terminals.

The ALD1148xx/ALD1149xx depletion mode EPAD MOSFETs are different from most other types of depletion mode MOSFETs and certain types of JFETs in that they do not exhibit high gate leakage

currents and channel/junction leakage currents. When negative signal voltages are applied to the gate terminal, the designer/user can depend on the EPAD MOSFET device to be controlled, modulated and turned off precisely. The device can be modulated and turned-off under the control of the gate voltage in the same manner as the enhancement mode EPAD MOSFET and the same device equations apply.

EPAD MOSFETs are ideal for minimum offset voltage and differential thermal response, and they are used for switching and amplifying applications in low voltage (1V to 10V or +/-0.5V to +/-5V) or ultra low voltage (less than 1V or +/- 0.5V) systems. They feature low input bias current (less than 30pA max.), ultra low power (microWatt) or Nanopower (power measured in nanoWatt) operation, low input capacitance and fast switching speed. These devices can be used where a combination of these characteristics are desired.

## **KEY APPLICATION ENVIRONMENT**

EPAD( MOSFET Array products are for circuit applications in one or more of the following operating environments:

- \* Low voltage: 1V to 10V or +/- 0.5V to +/- 5V
- \* Ultra low voltage: less than 1V or +/- 0.5V
- \* Low power: voltage x current = power measured in microwatt
- \* Nanopower: voltage x current = power measured in nanowatt
- \* Precision matching and tracking of two or more MOSFETs

#### **ELECTRICAL CHARACTERISTICS**

The turn-on and turn-off electrical characteristics of the EPAD MOSFET products are shown in the Drain-Source On Current vs Drain-Source On Voltage and Drain-Source On Current vs Gate-Source Voltage graphs. Each graph show the Drain-Source On Current versus Drain-Source On Voltage characteristics as a function of Gate-Source voltage in a different operating region under different bias conditions. As the threshold voltage is tightly specified, the Drain-Source On Current at a given gate input voltage is better controlled and more predictable when compared to many other types of MOSFETs.

EPAD MOSFETs behave similarly to a standard MOSFET, therefore classic equations for a n-channel MOSFET applies to EPAD MOSFET as well. The Drain current in the linear region ( $V_{DS} < V_{GS} - V_{GS(th)}$ ) is given by:

$$I_D = u \cdot C_{OX} \cdot W/L \cdot [V_{GS} - V_{GS(th)} - V_{DS}/2] \cdot V_{DS}$$

where: u = Mobility  

$$C_{OX}$$
 = Capacitance / unit area of Gate electrode  
 $V_{GS}$  = Gate to Source voltage  
 $V_{GS(th)}$  = Turn-on threshold voltage  
 $V_{DS}$  = Drain to Source voltage  
 $W$  = Channel width  
L = Channel length

In this region of operation the  $I_{DS}$  value is proportional to  $V_{DS}$  value and the device can be used as gate-voltage controlled resistor.

For higher values of  $V_{DS}$  where  $V_{DS} >= V_{GS} - V_{GS(th)}$ , the saturation current I<sub>DS</sub> is now given by (approx.):

$$I_{DS} = u \cdot C_{OX} \cdot W/L \cdot [V_{GS} - V_{GS(th)}]^2$$

Advanced Linear Devices

## PERFORMANCE CHARACTERISTICS OF EPAD® PRECISION MATCHED PAIR MOSFET FAMILY (cont.)

#### SUB-THRESHOLD REGION OF OPERATION

Low voltage systems, namely those operating at 5V, 3.3V or less, typically require MOSFETs that have threshold voltage of 1V or less. The threshold, or turn-on, voltage of the MOSFET is a voltage below which the MOSFET conduction channel rapidly turns off. For analog designs, this threshold voltage directly affects the operating signal voltage range and the operating bias current levels.

At or below threshold voltage, an EPAD MOSFET exhibits a turnoff characteristic in an operating region called the subthreshold region. This is when the EPAD MOSFET conduction channel rapidly turns off as a function of decreasing applied gate voltage. The conduction channel induced by the gate voltage on the gate electrode decreases exponentially and causes the drain current to decrease exponentially. However, the conduction channel does not shut off abruptly with decreasing gate voltage, but decreases at a fixed rate of approximately 116mV per decade of drain current decrease. Thus if the threshold voltage is +0.20V, for example, the drain current is 1uA at  $V_{GS}$  = +0.20V. At  $V_{GS}$  = +0.09V, the drain current would decrease to 0.1uA. Extrapolating from this, the drain current is 0.01uA (10nA) at V<sub>GS</sub> = -0.03V, 1nA at V<sub>GS</sub> = -0.14V, and so forth. This subthreshold characteristic extends all the way down to current levels below 1nA and is limited by other currents such as junction leakage currents.

At a drain current to be declared "zero current" by the user, the Vgs voltage at that zero current can now be estimated. Note that using the above example, with  $V_{GS(th)} = +0.20V$ , the drain current still hovers around 20nA when the gate is at zero volt, or ground.

#### LOW POWER AND NANOPOWER

When supply voltages decrease, the power consumption of a given load resistor decreases as the square of the supply voltage. So one of the benefits in reducing supply voltage is to reduce power consumption. While decreasing power supply voltages and power consumption go hand-in-hand with decreasing useful AC bandwidth and at the same time increases noise effects in the circuit, a circuit designer can make the necessary tradeoffs and adjustments in any given circuit design and bias the circuit accordingly.

With EPAD MOSFETs, a circuit that performs a specific function can be designed so that power consumption can be minimized. In some cases, these circuits operate in low power mode where the power consumed is measure in micro-watts. In other cases, power dissipation can be reduced to nano-watt region and still provide a useful and controlled circuit function operation.

### ZERO TEMPERATURE COEFFICIENT (ZTC) OPERATION

For an EPAD MOSFET in this product family, there exist operating points where the various factors that cause the current to increase as a function of temperature balance out those that cause the current to decrease, thereby canceling each other, and resulting in net temperature coefficient of near zero. One of this temperature stable operating point is obtained by a ZTC voltage bias condition, which is 0.55V above a threshold voltage when  $V_{GS} = V_{DS}$ , resulting in a temperature stable current level of about 68uA. For other ZTC operating points, see ZTC characteristics.

#### PERFORMANCE CHARACTERISTICS

Performance characteristics of the EPAD MOSFET product family are shown in the following graphs. In general, the threshold voltage shift for each member of the product family causes other affected electrical characteristics to shift with an equivalent linear shift in  $V_{GS(th)}$  bias voltage. This linear shift in  $V_{GS}$  causes the subthreshold I-V curves to shift linearly as well. Accordingly, the subthreshold operating current can be determined by calculating the gate voltage drop relative from its threshold voltage,  $V_{GS(th)}$ .


#### RDS(ON) AT VGS=GROUND

Several of the EPAD MOSFETs produce a fixed resistance when their gate is grounded. For ALD110800, the drain current at  $V_{DS} = 0.1V$  is at 1uA at  $V_{GS} = 0.0V$ . Thus just by grounding the gate of the ALD110800, a resistor with  $R_{DS(ON)} = \sim 100$ KOhm is produced. When an ALD114804 gate is grounded, the drain current  $I_{DS} = 18.5$  uA@  $V_{DS} = 0.1V$ , producing  $R_{DS(ON)} = 5.4$ KOhm. Similarly, ALD114813 and ALD114835 produces 77uA and 185uA, respectively, at  $V_{GS} = 0.0V$ , producing  $R_{DS(ON)}$  values of 1.3KOhm and 540Ohm, respectively.


#### MATCHING CHARACTERISTICS

A key benefit of using matched-pair EPAD MOSFET is to maintain temperature tracking. In general, for EPAD MOSFET matched pair devices, one device of the matched pair has gate leakage currents, junction temperature effects, and drain current temperature coefficient as a function of bias voltage that cancel out similar effects of the other device, resulting in a temperature stable circuit. As mentioned earlier, this temperature stability can be further enhanced by biasing the matched-pairs at Zero Tempco (ZTC) point, even though that could require special circuit configuration and power consumption design consideration.


## **TYPICAL PERFORMANCE CHARACTERISTICS**



#### OUTPUT CHARACTERISTICS




FORWARD TRANSFER CHARACTERISTICS




AMBIENT TEMPERATURE 2.5 TRANSCONDUCTANCE (mA/V) 2.0 1.5 1.0 0.5 0 -50 -25 0 25 50 75 100 125 AMBIENT TEMPERATURE (°C)


TRANSCONDUCTANCE vs.



SUBTHRESHOLD FORWARD TRANSFER CHARACTERISTICS




## **TYPICAL PERFORMANCE CHARACTERISTICS (cont.)**




(VGS = VDS)(V)


#### DRAIN-SOURCE ON CURRENT vs. ON RESISTANCE









VGS(TH) VGS(TH)+1 VGS(TH)+2 VGS(TH)+3 VGS(TH)+4 VGS(TH)+5 OUTPUT VOLTAGE (V)








#### GATE SOURCE VOLTAGE vs. ON - RESISTANCE




Advanced Linear Devices

## **TYPICAL PERFORMANCE CHARACTERISTICS (cont.)**


**GATE-SOURCE VOLTAGE (V)** 



#### ZERO TEMPERETURE COEFFICIENT CHARACTERISTIC









DRAIN -SOURCE ON CURRENT(mA)


NORMALIZED SUBTHRESHOLD CHARACTERISTICS RELATIVE GATE THRESHOLD VOLTAGE



TRANSFER CHARACTERISTICS




SUBTHRESHOLD CHARACTERISTICS




DRAIN-SOURCE CORRENT (IIA)

THRESHOLD VOLTAGE vs. AMBIENT TEMPERATURE





#### THRESHOLD VOLTAGES vs. AMBIENT TEMPERATURES




Advanced Linear Devices

## 16 Pin Plastic SOIC Package







|                | Millim | neters | Inches    |       |  |
|----------------|--------|--------|-----------|-------|--|
| Dim            | Min    | Max    | Min       | Max   |  |
| Α              | 1.35   | 1.75   | 0.053     | 0.069 |  |
| A <sub>1</sub> | 0.10   | 0.25   | 0.004     | 0.010 |  |
| b              | 0.35   | 0.45   | 0.014     | 0.018 |  |
| С              | 0.18   | 0.25   | 0.007     | 0.010 |  |
| D-16           | 9.80   | 10.00  | 0.385     | 0.394 |  |
| E              | 3.50   | 4.05   | 0.140     | 0.160 |  |
| е              | 1.27   | BSC    | 0.050 BSC |       |  |
| н              | 5.70   | 6.30   | 0.224     | 0.248 |  |
| L              | 0.60   | 0.937  | 0.024     | 0.037 |  |
| ø              | 0°     | 8°     | 0°        | 8°    |  |
| S              | 0.25   | 0.50   | 0.010     | 0.020 |  |




# PDIP-16 PACKAGE DRAWING

## 16 Pin Plastic DIP Package







|                | Millimeters |       | Inches |       |  |
|----------------|-------------|-------|--------|-------|--|
| Dim            | Min         | Max   | Min    | Max   |  |
| Α              | 3.81        | 5.08  | 0.105  | 0.200 |  |
| A <sub>1</sub> | 0.38        | 1.27  | 0.015  | 0.050 |  |
| A <sub>2</sub> | 1.27        | 2.03  | 0.050  | 0.080 |  |
| b              | 0.89        | 1.65  | 0.035  | 0.065 |  |
| b <sub>1</sub> | 0.38        | 0.51  | 0.015  | 0.020 |  |
| с              | 0.20        | 0.30  | 0.008  | 0.012 |  |
| D-16           | 18.93       | 21.33 | 0.745  | 0.840 |  |
| Е              | 5.59        | 7.11  | 0.220  | 0.280 |  |
| E <sub>1</sub> | 7.62        | 8.26  | 0.300  | 0.325 |  |
| е              | 2.29        | 2.79  | 0.090  | 0.110 |  |
| e <sub>1</sub> | 7.37        | 7.87  | 0.290  | 0.310 |  |
| L              | 2.79        | 3.81  | 0.110  | 0.150 |  |
| S-16           | 0.38        | 1.52  | 0.015  | 0.060 |  |
| Ø              | 0°          | 15°   | 0°     | 15°   |  |




# **SOIC-8 PACKAGE DRAWING**

8 Pin Plastic SOIC Package







|                | Millim | neters | Inches    |       |  |
|----------------|--------|--------|-----------|-------|--|
| Dim            | Min    | Max    | Min       | Max   |  |
| Α              | 1.35   | 1.75   | 0.053     | 0.069 |  |
| A <sub>1</sub> | 0.10   | 0.25   | 0.004     | 0.010 |  |
| b              | 0.35   | 0.45   | 0.014     | 0.018 |  |
| С              | 0.18   | 0.25   | 0.007     | 0.010 |  |
| D-8            | 4.69   | 5.00   | 0.185     | 0.196 |  |
| Е              | 3.50   | 4.05   | 0.140     | 0.160 |  |
| e              | 1.27   | BSC    | 0.050 BSC |       |  |
| н              | 5.70   | 6.30   | 0.224     | 0.248 |  |
| L              | 0.60   | 0.937  | 0.024     | 0.037 |  |
| Ø              | 0°     | 8°     | 0°        | 8°    |  |
| S              | 0.25   | 0.50   | 0.010     | 0.020 |  |



# PDIP-8 PACKAGE DRAWING

## 8 Pin Plastic DIP Package





|                | Millim | neters | Inches |       |
|----------------|--------|--------|--------|-------|
| Dim            | Min    | Max    | Min    | Max   |
| Α              | 3.81   | 5.08   | 0.105  | 0.200 |
| A <sub>1</sub> | 0.38   | 1.27   | 0.015  | 0.050 |
| A <sub>2</sub> | 1.27   | 2.03   | 0.050  | 0.080 |
| b              | 0.89   | 1.65   | 0.035  | 0.065 |
| b <sub>1</sub> | 0.38   | 0.51   | 0.015  | 0.020 |
| С              | 0.20   | 0.30   | 0.008  | 0.012 |
| D-8            | 9.40   | 11.68  | 0.370  | 0.460 |
| Е              | 5.59   | 7.11   | 0.220  | 0.280 |
| E <sub>1</sub> | 7.62   | 8.26   | 0.300  | 0.325 |
| е              | 2.29   | 2.79   | 0.090  | 0.110 |
| e <sub>1</sub> | 7.37   | 7.87   | 0.290  | 0.310 |
| L              | 2.79   | 3.81   | 0.110  | 0.150 |
| S-8            | 1.02   | 2.03   | 0.040  | 0.080 |
| ø              | 0°     | 15°    | 0°     | 15°   |

