

## PRODUCT FEATURES AND BENEFITS

- Up to 7 full digit plus sign $( \pm 9999999)$ display
- Built-in 21 bit serial binary to $\pm 61 / 2$ digit decimal converter
- Compatible with industry standard 1-line x 16 and 2-line x 16 Character Display Modules
- User defined 16-alphanumeric character TITLE field and up to three 8 -alphanumeric character UNIT fields
- Wide range of alphanumeric display characters
- Functional with either LCD or VFD display modules with column drivers
- Designed to operate optionally with ALD500/ALD500R Precision Analog Signal Processors or directly with serial inputs
- User selected integration time and conversion speed
- Cost effective and multipurpose stand alone operation
- 3 optional modes of operation:
- Mode A, calibrated reference mode
- Mode B, ratiometric mode
- Mode C, display only mode
- Support external serial binary input (up to 32 bits)
- 3-wire serial interface to microprocessors or microcontrollers
- Crystal oscillator frequency up to 8 MHz
- Single 3 V to 5 V power supply
- Up to 3 separate sets of 7-DIGIT Display Sets
- 3 sets of user defined 64-bit arithmetic multiplication factor
- Software programmable serial data bit mask and sign polarity mask
- 3 different sets of user selected data sample averaging with up to maximum of 128 X sampling
- Optional 13-function user configurable hardware selection switches
- Automatic zero level shifting during power-on-reset
- Automatic zero level overwrite feature
- Adjustable decimal point placement with trailing digit blanking
- External 1 K EEPROM memory for easy change of factory settings
- Sleep mode with Auto Power-On-Reset.
- Easy setup of calibration and system setup parameters
- No software programming required
- PC Interface Software provided for Calibration and Setup modes
- Electrical programmable memory interface
© 2001 Advanced Linear Devices, Inc., 415 Tasman Drive, Sunnyvale, California 94089-1706, Tel: (408) 747-1155, Fax: (408) 747-1286



## PRODUCT APPLICATIONS

- Embedded (up to $\pm 61 / 2$-digit) digital panel meter
- Customized/specialized instrument display
- High precision DC voltage meters
- Dedicated precision monitors
- High resolution A/D converter with display
- High accuracy and low noise weigh scale systems
- Multifunction precision measurement instruments
- Serial binary input to decimal/character display converter
- Portable battery operated display systems.

PRODUCT ORDERING INFORMATION

| OPERATING TEMPERATURE RANGE* |  |
| :---: | :---: |
| $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |$|$| 28-Pin Plastic DIP Package <br> (PDIP) | 28-Pin Small Outline Package <br> (SOIC) |
| :--- | :--- |
| *: Contact factory for industrial temperature range |  |
| ALD523DPH |  |

## ALD523D PIN CONFIGURATIONS

CALIBRATED REFERENCE (MODE-A)

| ALD523D |  |
| :---: | :---: |
| 1 COUT | S3/RS 28 |
| 2 SDA | S2/EN 27 |
| 3 S1/SCL | DATOUT 26 |
| 4 B1/D4 | $\overline{\text { SCLK } 25}$ |
| 5 B2/D5 | DATIN 24 |
| 6 DSA1/D6 | DEC2/D3 23 |
| 7 DSA2/D7 | DGND 22 |
| $8 \mathrm{~V}^{+}$ | DEC1/D2 21 |
| 9 9TAL2 | SEL1/D1 20 |
| 10 XTAL1 | SELO/D0 19 |
| 11 COUT | DVCS 18 |
| 12 CAL | A 17 |
| 13 PWRCS | WP 16 |
| 14 CS | B 15 |
| PH, SH PACKAGE |  |

RATIOMETRIC (MODE-B)


DISPLAY ONLY (MODE-C)


[^0]
## GENERAL DESCRIPTION

The ALD523D is a Multifunction 7-Digit Serial Input Display Module Controller designed to interface directly to ALD500 or ALD500R integrating dual slope precision analog processors as a chip set for building a high precision and high accuracy analog-to-digital converter system with auto zero and auto-polarity. The ALD523D also functions as an universal serial input 7-digit display module controller that interfaces to most popular industry standard serial data formats from other microprocessors or data converters. It is designed for easy setting of industry standard Character Display Modules (CDM) such as 1-line by 16 -character or 2 -line by 16 -character LCD or VFD display modules. The ALD523D is an enhanced version of the ALD521D digital controller. The ALD523D functions in three separate operating modes, namely calibrated reference (mode-A), ratiometric (mode-B), and display only (mode-C).

The ALD523D digital controller operates as a master display module controller in either a stand-alone mode or in an external microprocessor control mode. In the external microprocessor control mode, the ALD523D can directly interface with a PC under PC software control via a standard parallel printer port. This external control mode is managed by the Serial I/O Interface Logic inside the ALD523D.

In the stand-alone mode, the ALD523D makes continuous measurements, and includes all the necessary functions to fully control a CDM. In the stand-alone mode, ALD523D operates in conjunction with a 1 K EEPROM chip to preserve the setup parameters and arithmetic (calibration) parameters of the ALD523D.

The setup and arithmetic parameters are uploaded to the EEPROM via ALD523D Setup and Calibration PC software (DVM523). The ALD523D communicates to the EEPROM on a handshake protocol governed by the EEPROM Memory Controller inside the ALD523D.

The ALD500/ALD500R dual slope precision analog processors consist of on-chip digital control circuitry to accept control inputs, integrating buffer amplifiers, analog switches, and voltage comparators. It functions in four operating phases, namely auto zero, integrate, de-integrate, and integrator zero phases. At the end of a conversion, the comparator output goes from high to low when the integrator crosses zero during de-integration. ALD500/ALD500R dual slope precision analog processors also provide direct logic interface to ALD523D.

The ALD523D implements the logic and timing for all the four phases of the ALD500/ALD500R, namely auto zero, integrate, de-integrate, and integrator zero phases in modeA and mode-B operations. These four phases are governed by the Dual Slope A/D 4-Phase Controller inside the ALD523D. The ALD523D operates from an external clock or its internal oscillator circuit along with an external crystal. The internal system clock of the ALD523D runs at a frequency which can be selected at divide-by $\mathrm{N}(4,8$, or 64) rate of the crystal (or external) clock frequency.

The ALD523D offers up to 3 display settings, known as display sets, namely "DGS1", "DGS2" and "DGS3". "DGS1" also has an optional hardware decimal point setting mode, known as "DGS0", which allows the user to use hardware jumper switches to set decimal point position. Each display set allows a full 7-digit decimal number to be converted from a 16 -bit to 32 -bit serial binary number using the Serial Binary To $61 / 2$-Digit Decimal Converter inside the ALD523D. This $61 / 2$-digit decimal number can also be scaled by a MULTIPLIER number, and the result of the scaled number displayed on the CDM through the Display Module Controller within the ALD523D. Additional display parameters that can be manipulated are: Digit Blanking, which allows user selection of number of digits to display; Decimal Point placement, which controls placement of decimal point, if any. Up to 3 sets of display UNIT fields are available, each with a combination of alphanumeric characters up to 8 characters long.

The ALD523D also features hardware control-input pins for power down ( $\overline{\mathrm{PWRCS}}$ ), integration time selection (S1, S2 and S3), data sample averaging (DSA1 and DSA2), digit blanking ( B 1 and B 2 ), decimal point placement (DEC1 and DEC2), zero offset ( M and Z ), and display set selection (SEL0 and SEL1). When not used, or if no control is desired, each of these optional pins are wired to their respective desired logic state, either $\mathrm{V}^{+}$or Ground (DGND), through pull-up or pull-down resistors. The functions of the control-input pins are managed by the Control Logic section in the ALD523D.

## MODES OF OPERATIONS

The ALD523D functions in either single operating mode or multiple operating modes, namely calibrated reference (mode-A), ratiometric (mode-B), and display only (modeC). In the single operating mode, ALD523D operates in one of the three modes of operation, either mode-A, modeB or mode-C. In the multiple operating modes, the ALD523D can operate interchangeably in each of the three
different operating modes. This feature becomes useful for applications that require multiple modes of operations where up to three different types of measurements are made and displayed.

## I. CALIBRATED REFERENCE MODE (MODE-A)

The calibrated reference mode (mode-A) is primarily intended for measurements against a calibrated reference voltage. The reference voltage can either be internal or external. In this mode, the ALD523D runs its internal analog-to-digital controller to manage data conversion from an analog-to-digital converter chip with calibrated reference voltage such as the integrating dual slope precision analog processors ALD500R. One of the practical applications of utilizing this mode of operation is a precision digital voltmeter system design (see the Application Design Note-AN523DA).

In this mode, ALD500 can also be used instead of the ALD500R, with an external voltage reference. The block diagram of mode-A is shown in figure 1. See ALD523D pin configuration and identification section for mode-A pin layout and description.


Figure 1. Calibrated reference mode (mode-A) block diagram.

## II. RATIOMETRIC MODE (MODE-B)

The ratiometric mode (mode-B) is primarily intended for measurements against a ratiometric reference voltage. In this mode, the ALD523D runs its internal analog-to-digital controller to manage data conversion from an analog-todigital converter chip such as the integrating dual slope precision analog processors ALD500 with ratiometric reference voltage. One of the practical example applications of utilizing this mode of operation is a precision weigh scale system design (see the Application Design Note-AN523DB). The block diagram of mode-B
is shown in figure 2. See ALD523D pin configuration and identification section for mode-B pin layout and description.


Figure 2. Ratiometric mode (mode-B) block diagram.

## III. DISPLAY ONLY MODE (MODE-C)

The display only mode (mode-C) is primarily intended for receiving a ready external serial binary data, converting and processing the data, and showing the processed data on the CDM. In this mode, the ALD523D runs its internal display controller to manage, process, and display the received serial binary data from a transmitting instrument or device. One of the applications of utilizing this mode of operation is an external interface to ALD MB1S precision digital voltmeter system. The block diagram of mode-C is shown in figure 3. See ALD523D pin configuration and identification section for mode-C pin layout and description.


Figure 3. Display only mode (mode-C) block diagram.

## ALD523 SETUP AND CALIBRATION SOFTWARE

In the stand-alone mode, ALD523D operates in conjunction with a 1 K EEPROM chip to preserve the setup and arithmetic (calibration) parameters of the ALD523D. These parameters are utilized to fully control the CDM and measurement functions. The parameters are preset by the user through the ALD523D Setup and Calibration PC software known as DVM523.EXE, and later uploaded to the EEPROM via a standard parallel printer port. See the ALD523D Setup and Calibration User Guide (DVM523) for more details.

## SELECTING AND CONFIGURING MODES OF OPERATIONS

The three ALD523D modes of operations, namely modeA, mode-B, and mode-C are configured in the .CDS file (see Table 1 of the ALD523D Setup and Calibration Software User Guide), and are selected by means of user selection of SEL0 and SEL1 control inputs of the ALD523D. Each display set "DGSx" has an associated mode parameter "Mx" which specifies the mode of operation. Hence, "DGS1", "DGS2", and "DGS3" have 3 associated mode specifying parameters "M1", "M2", and "M3", respectively. Each "Mx" parameter can be preset to either "Mode-A", "Mode-B", or "Mode-C".

## I. CALIBRATED REFERENCE MODE (MODE-A)

Mode-A can be selected by setting the nibble "M1" parameter, or "M2" or "M3" of the byte "M2-M3" parameter to an "A" (HEX) in the .CDS file. "M1", "M2", and "M3" are the mode selection parameters associated with "DGS1", "DGS2", and "DGS3" display sets, respectively.

In mode-A or mode-B operation, the bit masking "SMSK1" to "SMSK4" and the polarity bit masking "SMSK5" to "SMSK8" parameters are not utilized. However, this mode transmits a 24 -bit serial word on pin 26 , DATOUT. This 24 -bit serial word consists of 23 -bit binary data with MSB as the first bit, LSB the $23^{\text {rd }}$ bit, followed by a sign bit as the last bit. The sign bit is a logical " 1 " as a positive sign, and logical " 0 " as a negative sign.

## II. RATIOMETRIC MODE (MODE-B)

Mode-B can be selected by setting the nibble "M1" parameter, or "M2" or "M3" of the byte "M2-M3" parameter to an "B" (HEX) in the .CDS file.

When the ALD523D is powered up the first time or after power-on-reset, a zero correction is automatically set by zeroing out the reading. This automatic zero correction feature can be manually overwritten by the Z switch (see Table 5) at any time. The overwrite feature is embedded to eliminate the long wait time at long integration time, and add flexibility to perform zero correction at any time. However, the faster the integration time set, the less the wait time is needed to perform the automatic zero correction (i.e. it takes typically from about 1 to 14 seconds to automatically zero out a reading for integration time of 16.66 ms to 300 ms , respectively).

## III. DISPLAY ONLY MODE (MODE-C)

Mode-C can be selected by setting the nibble "M1" parameter, or "M2" or "M3" of the byte "M2-M3" parameter to an "C" (HEX) in the .CDS file. In mode-C operation, switches "S1", "S2", and "S3" are internally disabled.

In mode-C operation, the ALD523D receives a maximum serial word length of 32 bits in accordance to 32 serial clock pulses, and processes a maximum of 21-bit serial word plus 1 sign bit within this 32 -bit serial word. This 21-bit serial word can be any 21-bit consecutive serial data stream segment within the 32 -bit serial clocks, as selected by programming of the bit masks "SMSK1" through "SMSK4". The length of the received serial word is governed by a $\overline{\mathrm{DVCS}}$ signal. A transition of $\overline{\mathrm{DVCS}}$ from high to low state signals the start of the serial input data bit stream clocking. A transition of $\overline{\text { DVCS }}$ from low to high state stops the serial input data bit stream clocking.

After an external instrument or processor sets the $\overline{\mathrm{DVCS}}$ to logic 0, the DATIN terminal of the ALD523D is ready for serial input data stream. The ALD523D reads the first bit of the serial input data stream on DATIN and sends a serial clock pulse on the SCLK as an acknowledge signal to the external instrument or processor. Then the ALD523D reads the second bit of the serial input data stream and sends out a second SCLK clock pulse. This serial data reading and clocking process continues until $\overline{\text { DVCS }}$ is set to high state or until a maximum of 32 serial input data bits have been read. The serial clock SCLK consists of a low to high transition followed by a high to low transition.

The maximum converted decimal number from this 21-bit binary data plus sign bit is $\pm 9999999$, when a suitable multiplier and an appropriate conversion factor are used. The sign bit is defined as logic " 0 " as a positive sign, and logic " 1 " as a negative sign. Alternatively, the sign bit
polarity and the serial clock SCLK polarity can be inverted, as described in the next section.

The positions of the serial data bits and sign bit within a given serial data word are determined by the 32 bit data bit mask register "SMSK1" to "SMSK4" and the 32 bit sign bit mask register "SMSK5" to "SMSK8" parameters in the .CDS file. Bit masking rules are as follows:

1. Maximum serial word length that the ALD523D can receive are 32 bits in 32 SCLK clock cycles. One of the serial bits can be optionally a sign bit. If a serial word has less than 32 bits, the last clock of the SCLK clock stream when DVCS goes from a " 0 " to a " 1 " stops the data word counter.
2. Maximum serial data bits that the ALD523D can process are 21 bits plus 1 sign bit for a total of 22 bits.
3. Minimum serial data bits that the ALD523D can process are 2 bits, including a sign bit. The number of clock cycles between when DVCS goes from " 1 " to " 0 " to when DVCS goes from " 0 " to " 1 " defines the total input serial word length, right justified, from bit 0 of the 32 bit input mask register.
4. The input serial data bits must be in a consecutive order, from MSB bit first to LSB bit last.
5. The sign bit can be anywhere outside the serial data bits stream but within the serial data word.

## BIT AND SIGN MASKING

Bit masking is set by the user by programming SMSK1 through SMSK4 from memory address 60 H to 63 H . SMSK1 indicates the position of the first 8 bits of a 32 -bit serial data word mask. SMSK2, SMSK3 and SMSK4 indicates the position of the next 24 bits of the 32 -bit serial data word mask, respectively. Initially, all 32 bits are set to 0 . When the last " 1 " bit is set anywhere within the 32 bit serial data word, it sets the LSB bit position. The " 1 " bit starts at MSB, followed by " 1 " bits, until the LSB bit is reached. After the LSB bit, any subsequent bit must be left as " 0 " bits. The number of " 1 " bits between MSB bit and the LSB bit determines the length of the serial data word.

|  | SMSK1 | SMSK2 | SMSK3 | SMSK4 |
| :---: | :---: | :---: | :---: | :---: |
|  | Byte-1 | Byte-2 | Byte-3 | Byte-4 |
| Binary | 00000000 | 00001111 | 11111111 | 11110000 |
| Hexadecimal | 00 | 0 F | FF | F0 |
| bit31 |  |  |  |  |

Table 1. Serial data bit masking technique.
Table 1 illustrates an example of the serial bit masking technique. In this example, there are 23 SCLK clock cycles, a sign bit and a 16 bit data word. SCLK clock starts at bit 7 of SMSK2. MSB starts on the $4^{\text {th }}$ clock cycle, or
bit 4 of SMSK2, of the serial data stream. Data is being continuously clocked into the ALD523D until the $23^{\text {rd }}$ clock cycle or until DVCS goes from " 0 " to " 1 ". The LSB of the data word is positioned at the $19^{\text {th }}$ clock cycle. The length of the serial word is determined by the number of consecutive " 1 " in the masking bits, which is 16 bits.

Sign masking is set by the user by programming SMSK 5 through SMSK8 from memory address map 64 H to 67 H . Initially, all 32 bits from SMSK5 to SMSK8 are set to 0 . A " 1 " bit anywhere between SMSK5 through SMSK8 indicates the position where the sign information is located. There can only be one " 1 " bit within the 32 -bit serial data stream, situated outside the serial data bit stream, and all remaining bits must be " 0 " bits. In this example, the data word has 23 clock cycles.
Table 2 illustrates the example of sign bit masking technique. The sign bit data is available on the first clock cycle of the 23 -bit data word stream. In this example, placing a " 1 " anywhere between the fourth bit of SMSK6, through all the bits of SMSK7, until the fifth bit of SMSK8, corresponding to between the $4^{\text {th }}$ clock cycle to the $19^{\text {th }}$ SCLK clock cycle, is not allowed. This example is also valid for any number of SCLK, between 23 and 32, of the input data word, while $\overline{\text { DVCS }}$ is low.

|  | SMSK5 | SMSK6 | SMSK7 | SMSK8 |
| :---: | :---: | :---: | :---: | :---: |
|  | Byte-5 | Byte-6 | Byte-7 | Byte-8 |
| Binary | 00000000 | 01000000 | 00000000 | 00000000 |
| Hexadecimal | 00 | 40 | 00 | 00 |
| bit31 |  |  |  |  |

Table 2. Sign bit masking technique.
In default mode, the sign bit is defined by logic " 0 " as a positive sign, and logic " 1 " as a negative sign, and the serial clock is SCLK. As an option, the sign bit and the serial clock polarity can be inverted by setting "Mx" equal to "D" (HEX) instead of "C" (HEX). The serial clock now becomes $\overline{\text { SCLK }}$, and the sign bit polarity is defined as logic " 1 " for a positive sign, and logic " 0 " for a negative sign (see Table 1 of the ALD523D Setup and Calibration Software User Guide).

## SELECTING AND CONFIGURING DISPLAY LINE WITH FREQUENCY MODE AND INPUT CLOCK DIVIDER

The ALD523D is designed to be compatible with industry standard 1 -line $\times 16$-character and 2 -line x 16 -character CDM, and to operate under different input frequencies of the clock source. This feature is programmable through the "SETF" parameter in the .CDS file. The "SETF" parameter is a 4-bit hexadecimal number ( 0 -B) located on the first line of the .CDS file, and corresponds to address 00 H of the EEPROM.


Figure 4. Programmable input frequency divider of the clock source.

The 4-bit hexadecimal number defines the selection of either 1 -line x 16 -character or 2 -line $x$ 16-character display, along with the operating frequency modes (low or high) and the input frequency dividers of 4,8 , and 64 , respectively. The low or high frequency mode operates the ALD523D in the low emission mode or standard mode, respectively. The input frequency divider further scales down the input clock source from a divide by 4 by any integer number of 1,2 , and 16 as illustrated in figure 4.

## SELECTING AND CONFIGURING DISPLAY TITLE LINE

With the ALD523D, one 16-character display TITLE line field can be custom programmed according to user's choices, and displayed on the first line of the 2 -line by 16 character CDM. The characters of this TITLE line field is configured through "TTL1" to "TTL16" parameters, which are 16-byte hexadecimal numbers located on the second and third lines of the .CDS file, and corresponds to addresses from 08 H to 17 H of the EEPROM memory address map (see Table 3 character codes and patterns in the ALD523D Setup and Calibration Software User Guide). TITLE line field is not displayed when 1-line by 16-character display is used.

## DATA \& UNIT DISPLAY LINE

The first line of the 1-line x 16-character or the second line of the 2-line x 16 -character CDM is divided into a DATA field and a UNIT field, as illustrated in figure 5. The ALD523D converts a 24 -bit plus sign bit serial data stream to a 7 -digit decimal number with $+/-$ sign. The 7 -digit number, when displayed with $+/-$ sign and a decimal point, takes up a total of 9 characters. This 7-digit number is displayed in the DATA field starting on the first character of a 1-line CDM and starting on the first character of the second line of a 2-line CDM.


Figure 5. Character Display Module TITLE, DATA, and UNIT fields.

The remaining characters of the 16 -character line of the CDM are used as UNIT character displays. The user can put any combination of characters in the remaining character fields. In general, these characters are used as a display of a UNIT of measure, such as "VOLT" or "KILOGRAM" or "PSI".

A maximum of 8 characters can be displayed in the UNIT field. However, if the first character of the UNIT field is a "blank", or 20 (HEX), then a full 7 digit plus sign and decimal point can be displayed. Otherwise, only a maximum of 6 digit plus sign and decimal point are displayed, as the last digit of the 7 digit number is overwritten by the UNIT display character.

For example, using "KILOGRAM" as a UNIT display, maximum digits displayed are 6 digits. In order to have 7 digits displayed, the UNIT label may be changed to "_KGM" where the first character of the 8-character UNIT field is a blank character 20 (HEX).

## SELECTING AND CONFIGURING DISPLAY SETTINGS

The ALD523D uses SEL0 and SEL1 control-input pins for selecting different display sets "DGS0", "DGS1", "DGS2", and "DGS3". Each display set "DGSx" has an associated mode of operation "Mx", unit display "UNTx", decimal point placement "LxDEC", and multiplier scale factors " $\pm$ CALx", where $x=0,1,2$ or 3 .

The SEL0 and SEL1 switches have 4 logical states of operations as described in Table 3. Each logical state combination selects different measurement labels/units, scale factors, decimal point location, and mode selections. In all modes of operation, the SEL0 and SEL1 software switch setting selections override the hardware jumper functions of the DEC 1 and DEC 2 or M and Z switches when either SEL0 or SEL1 are set to logical " 1 ".

When SEL0=0 and SEL1=0, the ALD523D selects display set "DGS0", which consists of a combination of "M1", "UNT1", "+CAL1" and "-CAL1" parameters from addresses $00 \mathrm{H}, 18 \mathrm{H}$ to $1 \mathrm{FH}, 30 \mathrm{H}$ to 37 H , and 38 H to 3 FH of the EEPROM memory, respectively. In the calibrated reference mode (mode-A) and the display only mode (mode-C), DEC1 and DEC2 hardware jumper switches are used to place decimal point. In mode-B operation, no decimal point is displayed.

When $\mathbf{S E L 0}=\mathbf{1}$ and SEL1=0, the ALD523D selects display set "DGS1", which consists of a combination of "M1", "L1DEC", "UNT1", "+CAL1" and "-CAL1" parameters from addresses $00 \mathrm{H}, 05 \mathrm{H}, 18 \mathrm{H}$ to $1 \mathrm{FH}, 30 \mathrm{H}$ to 37 H , and 38 H to 3 FH of the EEPROM memory, respectively. The decimal point is placed according to the content of the "L1DEC" parameter.

When SEL0=0 and SEL1=1, the ALD523D selects display set "DGS2", which consists of a combination of "M2", "L2DEC", "UNT2", "+CAL2" and "-CAL2" parameters from addresses $01 \mathrm{H}, 06 \mathrm{H}, 20 \mathrm{H}$ to $27 \mathrm{H}, 40 \mathrm{H}$ to 47 H , and 48 H to 4 FH of the EEPROM memory, respectively. The decimal point is placed according to the content of the "L2DEC" parameter.

When SEL0=1 and SEL1=1, the ALD523D selects display set "DGS3", which consists of a combination of "M3", "L3DEC", "UNT3", "+CAL3" and "-CAL3" parameters from addresses $01 \mathrm{H}, 07 \mathrm{H}, 28 \mathrm{H}$ to $2 \mathrm{FH}, 50 \mathrm{H}$ to 57 H , and 58 H to 5 FH of the EEPROM memory, respectively. The decimal point is placed according to the content of the "L3DEC" parameter.

Each of the "M1", "M2", and "M3" parameters is a 4-bit hexadecimal number located on the first line of the .CDS file (see Table 1 of the ALD523D Setup and Calibration Software User Guide for the data sheet layout). Each of these "M1", "M2", and "M3" parameters can have content data of "A", "B", "C" or "D" which corresponds to modeA, mode-B, mode-C default mode, or mode-C clock and sign bit inverted polarity mode, respectively.

Each of the "L1DEC", "L2DEC", and "L3DEC" parameters is an 8-bit hexadecimal number at addresses $05 \mathrm{H}, 06 \mathrm{H}$, and 07 H of the first line location of the .CDS file, respectively.

| GROUP | J1 |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | DISPLAY SETTING |  |  |  |  |  |  |
| PIN | 19 | 20 | DISPLAY SET | OPERATION |  |  |  |
| SWITCHES | SEL0 | SEL1 | DGS0 | UNIT | MULTIPLIER | DECIMAL | MODE SELECTION |
|  | 0 | 0 |  | UNT1 | $\pm$ CAL1 | J2/NoDec | M1 |
|  | 1 | 0 | DGS1 | UNT1 | $\pm$ CAL1 | L1DEC | M1 |
|  | 0 | 1 | DGS2 | UNT2 | $\pm$ CAL2 | L2DEC | M2 |
|  | 1 | 1 | DGS3 | UNT3 | $\pm$ CAL3 | L3DEC | M3 |

Table 3. Display setting switch configurations and operations.

In mode-A operation, the conversion factor " $\pm$ CAL1" parameters resulted from hardware calibration, and they are scaled through the use of scale factor parameter " N 1 " specified inside the DVM523.EXE program. The " $\pm$ CAL2" and " $\pm$ CAL3" parameters are obtained from scaling the conversion factor " $\pm$ CAL1" through the scale factor parameters "N2" and "N3" specified inside the DVM523.EXE program, respectively. See Scale Conversion Factor (\#2 Key) section in the ALD523D Setup and Calibration Software User Guide on how to implement these "N1", "N2", and "N3" scale factors.

In mode-B operation, the conversion factor " $\pm$ CAL1" parameters are generated from a ratiometric reference value from the .MDS file, or from inputting "+CAL1" and "-CAL1" conversion factors directly into the Input Conversion Factor screen of the DVM523.EXE via the keyboard. These conversion factors " $\pm$ CAL1" can be scaled through the scale factor parameter "N1" from the DVM523.EXE program. The " $\pm$ CAL2" and " $\pm$ CAL3" parameters are obtained from scaling the conversion factor " $\pm$ CAL1" values through the scale factor parameters " N 2 " and "N3" from the same Input Conversion Factor screen, respectively. See Scale Conversion Factor (\#2 Key) or Input Conversion Factor $=$ CAL1 $(\mu \mathrm{V} / \mathrm{CT})(\# \mathrm{M}$ Key $)$ section in the ALD523D Setup and Calibration Software User Guide for implementation details.

In mode-C operation, the conversion factor " $\pm$ CAL1" parameter is defined from inputting "+CAL1" and "CAL1" conversion factors which are scaleable through the scale factor parameter " N 1 " from the Input Conversion Factor screen of the DVM523.EXE program. The " $\pm$ CAL2" and " $\pm$ CAL3" parameters are obtained from scaling the conversion factor " $\pm$ CAL1" through the scale factor parameters " N 2 " and " N 3 " from the same Input Conversion Factor screen. See Input Conversion Factor $=$ CAL1 ( $\mu \mathrm{V} / \mathrm{CT}$ ) (\#M Key) section in the ALD523D Setup and Calibration Software User Guide for more information.

The "UNT1" parameter consists of 8 1-byte hexadecimal numbers consisting of "UNT11" to "UNT18" parameters located on the fourth line of the .CDS file (see Table 1 and Table 3 of the ALD523D Setup and Calibration Software User Guide for the data sheet layout and the hexadecimal codes, respectively). When "DGS0" or "DGS1" display set is selected, each 1-byte hexadecimal number specifies an alphanumeric character as defined in CG ROM table of the CDM. When the "UNT11" parameter is set to a space character $(20 \mathrm{H}$ ), up to a full 7 -digit number is displayed followed by a 7 -character label in the UNIT field on the CDM. Otherwise, a 6 -digit number is displayed followed by an 8 -character label in the UNIT field. Similarly,
"UNT2" and "UNT3" parameters can be set up and displayed on the CDM when "DGS2" and "DGS3" display sets are selected.

## SELECTING AND CONFIGURING DECIMAL POINT PLACEMENT OR ZERO OFFSET

In mode-A and mode-C operations, the DEC1 and DEC2 switches correspond to the input pins 21 and 23 of the ALD523D, respectively. They are functionally grouped into J2. In either mode-A or mode-C operation, DEC1 and DEC2 switches are jumper hardware switches used to specify the location of placement of the decimal point of the displayed reading. DEC1 and DEC2 switch setting combinations are described in Table 4.

| GROUP | J2 |  |  |
| :--- | :---: | :---: | :---: |
| FUNCTION | DECIMAL POINT PLACEMENT SETTING |  |  |
| PIN | 21 | 23 |  |
| SWITCHES | DEC1 | DEC2 | DECIMAL POINT |
|  |  |  | PLACEMENT |
| LOGIC LEVEL | 0 | 0 | XXXXXXX |
|  | 1 | 0 | X . XXXXXX |
|  | 0 | 1 | XX . XXXXX |
|  | 1 | 1 | XXX . XXXX |

Table 4. Decimal Point setting switch combination for mode-A and mode-C.

DEC1 and DEC2 hardware jumper switches are only functional when display set "DGS0" is selected.

When DEC1=0 and DEC2=0, ALD523D instructs the display to display the entire number without a decimal point.

When DEC1 $=\mathbf{1}$ and $\mathbf{D E C} 2=\mathbf{0}$, ALD523D displays the number with a decimal point placed after the first digit.

When $\mathbf{D E C}=\mathbf{0}$ and $\mathbf{D E C 2}=1$, the ALD523D utilizes this information to display the number with a decimal point placed after the second digit.

When DEC1=1 and DEC2=1, the ALD523D sets the display to display the number with a decimal point placed after the third digit.

This function effectively allows scaling of the displayed reading. For example, the reading may display 123.456 Volt in one range and 0.123456 KiloVolt in another display set of the same range.

Decimal placement is also programmed by software parameters "L1DEC", "L2DEC", "L3DEC" which are selected as part of display set selections. "L1DEC",
"L2DEC", and "L3DEC" are 3 separate decimal point placement instruction commands, each associated with display set "DGS1", "DGS2", and "DGS3", respectively.

Each command uses the same format, and has valid parameters as " 00 ", " 01 ", " 02 ", " 03 ", " 04 ", and " 05 ". " 00 " instructs the display module to display no decimal point. " 01 " instructs the display module to display a decimal point after the 1 st digit. " 02 " instructs the display module to display a decimal point after the $2^{\text {nd }}$ digit. " 03 " instructs the display module to display a decimal point after the $3^{\text {rd }}$ digit. " 04 " instructs the display module to display a decimal point after the $4^{\text {th }}$ digit. " 05 " instructs the display module to display a decimal point after the $5^{\text {th }}$ digit.

In mode-B operation, the DEC1and DEC2 switches change function and become M and Z switches in order to perform a zero level adjustment. The M and Z switches correspond to the control input pins 21 and 23 of the ALD523D, respectively. They are functionally grouped into J2. M and Z pins set logical states of operations as described in Table 5.

| GROUP | J2 |  |  |
| :--- | :---: | :---: | :---: |
| FUNCTION | ZERO LEVEL |  |  |
| PIN | 21 | 23 |  |
| SWITCHES | M | Z | OPERATION |
| LOGIC LEVEL | 0 | X | ZERO LEVEL SHIFTING OFF |
|  | 1 | 0 | ZERO LEVEL SHIFTING ON |
|  | 1 | 1 | SET ZERO LEVEL |

Table 5. Zero level switch configurations and operations for mode-B.

The M switch is the master control switch, which controls the $Z$ switch. When the $M=0$, the $Z$ switch function is disabled, and the zero offset value is included in the displayed reading. When $\mathrm{M}=1$, zero level shifting is turned on. At $\mathrm{M}=1$ and $\mathrm{Z}=1$, a zero level is indicated on the CDM and the zero offset value is stored inside the controller's memory registers. When the $M=1$ and $Z=0$, a reading with zero level shifting is displayed. In this mode, the zero offset value previously stored is read back from the controller's memory registers and subtracted from the current reading. The displayed reading now has automatic zero correction. This function is analogous to the TARE button in many weigh scales.

## SELECTING AND CONFIGURING DIGITS BLANKING

The ALD523D uses B1 and B2 as control-input pins for setting the "blanking" of the trailing digits of the display's decimal digits. B1 and B2 switches can be applied in all
modes of operations with 4 combinations as shown in Table 6. Each logical state combination selects the numbers of digits to be displayed.


Table 6. Blanking switch combination for mode-A, mode-B, and mode-C.

When the label/unit "UNT1" or "UNT2" or "UNT3" parameter is set to 7 -characters, at $\mathbf{B 1}=\mathbf{0}$ and $\mathbf{B 2}=\mathbf{0}$, the ALD523D sets the display module to display a full 7-digit number. When the label/unit "UNT1" or "UNT2" or "UNT3" parameter is set to 8 -characters, at $\mathbf{B 1}=\mathbf{0}$ and $\mathbf{B 2}=\mathbf{0}$, the ALD523D sets the display module to display a full 6-digit number.

When $\mathbf{B 1}=\mathbf{1}$ and $\mathbf{B 2}=\mathbf{0}$, the ALD523D instructs the display module to blank the last display digit, and the display now displays a 6 -digit number. At $\mathbf{B 1}=\mathbf{0}$ and $\mathbf{B 2}=\mathbf{1}$, the ALD523D blanks the last two digits of the display, and the display now show only a 5 -digit number. Likewise at $\mathbf{B 1}=\mathbf{1}$ and $\mathbf{B 2}=1$, the ALD523D sets the display to show only the first 4 digits of the number.

## SELECTING AND CONFIGURING MEASUREMENT SAMPLE AVERAGING

One of the effective techniques to minimize measurement noise and increase stability is to apply sampling to average a number of serial data samples. The ALD523D uses this technique to stabilize its serial data sample reading by filtering out noise associated with these samples. In general, the higher the number of serial data samples, the better the noise rejection, but it also takes longer for the display to respond to the input changes. A default recommended sample averaging of 8 offers a good tradeoff between conversion time and noise rejection.

The ALD523D utilizes DSA1 and DSA2 as control-input pins for selecting one of three different sets of data sampling, namely "AVG1", "AVG2", and "AVG3". In all
three modes of operations, DSA1 and DSA2 pins on the ALD523D function as data sample averaging selection switches. Four DSA1 and DSA2 switch combinations are described in Table 7. Each logical state combination selects a pre-defined averaging/sampling.

| GROUP | J4 |  |  |
| :--- | :---: | :---: | :---: |
| FUNCTION | DATA SAMPLE AVERAGING |  |  |
| PIN | 6 | 7 |  |
| SWITCHES | DSA1 | DSA2 | AVERAGE |
| LOGIC LEVEL | 0 | 0 | No Average |
|  |  |  | $(1)$ |
|  | 1 | 0 | AVG1 |
|  | 0 | 1 | $(1,2,4,8,16,32,64,128)$ |
|  |  | 1 | AVG2 <br>  <br>  |
|  | $1,2,4,8,16,32,64,128)$ |  |  |
| AVG3 |  |  |  |
|  |  |  | $(1,2,4,8,16,32,64,128)$ |

Table 7. Averaging selection switch combination for modeA, mode-B, and mode-C.

When DSA1 $=\mathbf{0}$ and DSA2 $=\mathbf{0}$, the ALD523D is set to nonaveraging mode. At DSA1=1 and DSA2=0, the ALD523D utilizes the "AVG1" parameter set at address 02 H of the EEPROM memory. At DSA1=0 and DSA2=1, the ALD523D utilizes "AVG2" at address 03 H of the EEPROM. At DSA1 $=\mathbf{1}$ and DSA2=1, the ALD523D utilizes "AVG3" at address 04H of the EEPROM.
"AVG1", "AVG2", and "AVG3" parameters are 8-bit hexadecimal numbers at addresses $02 \mathrm{H}, 03 \mathrm{H}$, and 04 H of the first line of the .CDS file, respectively. Valid "AVG1", "AVG2" and "AVG3" values are 1, 2, 4, 8, 16, 32, 64, and 128. These values correspond to the number of data samples averaged.

## SELECTING AND CONFIGURING INTEGRATION TIME

When ALD500/ALD500R and ALD523D are used together as a chip set, an integration time needs to be selected for the system. For maximum 50/60-cycle line power noise rejection, Integration time $\mathrm{t}_{\mathrm{INT}}$ must be picked as a multiple of the period of the power line frequency. For example, $\mathrm{t}_{\mathrm{INT}}$ times of $16.667 \mathrm{msec}, 33.333 \mathrm{msec}$, $50.000 \mathrm{msec}, \quad 66.667 \mathrm{msec}, 100 \mathrm{msec}, \quad 166.67 \mathrm{msec}$, 200 msec , and 300 msec maximize 60 Hz power line noise rejection. The $\mathrm{t}_{\mathrm{INT}}$ times of $100 \mathrm{msec}, 200 \mathrm{msec}$, and 300 msec maximize 50 Hz power line noise rejection.

In general, the longer the integration time, the better the noise rejection of the power line noise, but it also takes longer to complete a conversion cycle. Default recommended integration time of 100 msec offers the best tradeoff of noise performance, conversion time and both $50 / 60$-cycle power line noise rejection. The 100 msec integration time also offers the benefit of being universally optimal for both 50 and 60 cycles power line noise rejection.

The ALD523D utilizes S1, S2, and S3 as control-input pins for selecting different integration times. In mode-A and mode-B, these switches set different integration time for different measurement needs based on different $\mathrm{R}_{\text {Int }}$ and $\mathrm{C}_{\text {Int }}$ time constant values (see ALD500/ALD500R data sheet for more information). However, these three pins are disabled in mode-C operation. The S1, S2 and S3 logical state combinations are listed in Table 8.

| GROUP | J5 |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| FUNCTION | INTEGRATION TIME SELECTION |  |  |  |  |  |
| PIN | 3 | 27 | 28 |  |  |  |
| SWITCHES | S1 | S2 | S3 | INTEGRATION TIME | APPRX. CONVERSION / SEC | NO. OF 60 Hz CYCLES |
| LOGIC LEVEL | 0 | 0 | 0 | 16.667 ms | 10 | 1 |
|  | 0 | 0 | 1 | 33.333 ms | 6.6 | 2 |
|  | 0 | 1 | 0 | 50.000 ms | 5 | 3 |
|  | 0 | 1 | 1 | 66.667 ms | 4 | 4 |
|  | 1 | 0 | 0 | 100.000 ms | 3 | 6 |
|  | 1 | 0 | 1 | 166.667 ms | 2 | 10 |
|  | 1 | 1 | 0 | 200.000 ms | 1.5 | 12 |
|  | 1 | 1 | 1 | 300.000 ms | 1 | 18 |

Table 8. Integration time selection switch combination for mode-A and mode-B.

## POWER UP AND POWER DOWN

Upon power up or power-on-reset, the ALD523D initializes all internal counters, registers, I/O ports, and the CDM. Then it reads the setting of the control-input pins, and sets up the mode of operation as programmed by instructions preset by the user in the EEPROM memory. When the mode of operation has not been preset, a message "PROGRAM MEMORY" is displayed on the CDM. Next, it checks the status of the PWRCS pin.

A logical " 0 " state on $\overline{\text { PWRCS }}$ pin powers up the ALD523D, and a logical " 1 " state on the PWRCS pin powers down the ALD523D as well as the ALD500R (mode-A) and blanks the CDM (in both mode-A and mode-B). The crystal oscillator circuit of the ALD523D is also stopped. To start and power up the ALD523D again, simply put a logical 0 state on the PWRCS pin. An external microprocessor can therefore utilize this pin to control the ALD523D power-on status. If power down feature is not used, then the $\overline{\mathrm{PWRCS}}$ pin must be grounded through pull-down resistor to leave the ALD523D in continuously power-on mode.

## REFERENCE CALIBRATION MODE

The ALD523D is designed to interface directly to the ALD500 or ALD500R integrating dual slope precision analog processors and work together as a chip set. One of the beneficial features of the ALD500R to the ALD500 is its precision internal voltage reference, which eliminates the need of introducing an external reference voltage to the conversion system, for equal or improved system performance along with reduced component count and cost.

The block diagram of the reference calibration mode is shown in figure 6 . Unlike many external reference voltage circuits where reference voltage calibration is performed by tweaking trimmer pots, the internal reference voltage calibration is performed through the use of software calibration method, i.e. DVM523.EXE (see Calibrate Reference Voltage (\#3 Key) section in the ALD523D Setup and Calibration Software User Guide).

Upon power up or during normal running condition, the ALD523D continuously checks the status of the controlinput pins 18 and 12 , namely $\overline{\mathrm{DVCS}}$ and $\overline{\mathrm{CAL}}$, respectively for entering setup and calibration modes. A logical " 1 " state on DVCS pin and a logical " 0 " on CAL pin instruct the ALD523D to enter the reference calibration mode.

Upon entering reference calibration mode, measurement data on the ALD523D is transmitted serially to the PC via $\overline{\text { SCLK }}$ and DATOUT pins. The ALD523D sets the $\overline{\text { SCLK }}$ pin to logic " 0 " state with the first bit of the serial data transmitted simultaneously via DATOUT pin. The PC reads the first bit on DATOUT and sends a serial clock pulse on the DVCS line as the acknowledge signal. This serial data read process continues for the rest of the 24 serial bits with alternatively sending serial clock pulses on every bit read, until SCLK is set to logic " 1 " state after 24 clock cycles.


Figure 6. Reference calibration mode block diagram.
The 24-bit serial word corresponding to 24 serial clock pulses consists of a 23 -bit binary word with MSB as the first bit and LSB the $23^{\text {rd }}$ bit, followed by a sign bit as the last bit. The sign bit is set as logical " 1 " as a positive sign, and logical " 0 " as a negative sign.

Calibration mode can also be used as serial output port mode, where the output binary word can be clocked out by any PC, device or microprocessor having access to $\overline{\mathrm{CAL}}$, $\overline{\text { SCLK, }}$, DATOUT, and $\overline{\text { DVCS }}$ pins.

The detail calibration timing is shown in "ALD523D to PC Mode-A Reference Calibration Timing" section of this data sheet. When $\overline{\mathrm{CAL}}$ pin is set to high at the end of calibration mode, the ALD523D returns to its normal continuous running mode.

## EEPROM MEMORY

The ALD523D is organized to operate in conjunction with a 1 K ( 128 bytes $\times 8$ bits) bi-directional two-wire serial interface protocol EEPROM memory with page write (8 bytes) capability and has a typical 2 ms write cycle time for page write, i.e. the 24 LC 01 B or compatible. The ALD523D stores its setup parameters and arithmetic parameters at specific memory address locations of the EEPROM. These parameters are transferred from DVM523.EXE PC software to the internal registers of the ALD523D via a standard PC parallel printer port, and are page written to the EEPROM from the ALD523D's internal registers via serial address/data I/O (SDA) and serial clock (SCL) lines. Once initiated, all data transfers between the PC to ALD523D and then to the EEPROM are performed on a handshake basis automatically. The setup parameters are predefined inside the .CDS file, where the arithmetic parameters are obtained from calibration process and/or conversion factor scaling.

## DATA TRANSFER MODE FROM PC TO ALD523D

The setup parameters and arithmetic parameters of the ALD523D are stored at the specific memory address locations as depicted in Table 1 of the ALD523D Setup and Calibration Software User Guide, and uploaded to the EEPROM from PC via a parallel printer port (see Upload Page 1 To 6 (\#4 Key) or Upload Page 1 To 13 (\#5Key) To Memory section in the ALD523D Setup and Calibration Software User Guide on how to upload EEPROM via DVM523.EXE). The block diagram of the data transfer mode is shown in figure 7.


## Figure 7. Data transfer mode block diagram.

Upon power up or during normal running condition, the ALD523D continuously checks the status of $\overline{\mathrm{DVCS}}$ and $\overline{\mathrm{CAL}}$, respectively for the setup and calibration mode. A logical " 0 " state on DVCS pin with a logical " 0 " on $\overline{\text { CAL }}$ pin set by the PC put the ALD523D in the Data Transfer from PC mode.

In this mode, a message "UPLOAD MEMORY" is displayed on the Characters Display Module (CDM) to indicate the ALD523D is in data transfer mode. Parameters for uploading EEPROM are transferred from the PC to ALD523D serially via the $\overline{\text { SCLK }}$ and DATIN pins, with 8 bytes of 8 -bit data (total of 64 bits) as 1 page of data.

Initially, the bit and page counters within the ALD523D and the PC are set to 1 , and the $\overline{\mathrm{DVCS}}$ pin is set to logic " 0 " state with the first bit of the serial data transmitted simultaneously via DATIN pin. The ALD523D reads the first bit on DATIN and sends a serial clock pulse on the $\overline{\text { SCLK }}$ as the acknowledge signal. This serial data upload process continues for the rest of the 64 serial bits with alternatively receiving the $\overline{\mathrm{DVCS}}$ pulses from the PC and sending the corresponding serial clock pulses on every bit read, until the bit counter is set to 64 along with $\overline{\mathrm{DVCS}}$ set to logic " 1 " state, which then are in turn uploaded into the EEPROM automatically by the ALD523D, using the page write mode.

Then the page counter is advanced to the second page, and the PC puts out a second $\overline{\text { DVCS }}$ logic " 0 " state, and begins the transfer of the next 8 bytes of 8 -bit data. Through the repeated serial clock and data valid handshakes via DVCS and $\overline{\text { SCLK }}$ pins, either 6 pages or 13 pages of 8 bytes of 8 bit serial data are transmitted via DATIN pin into ALD523D's internal registers. This uploading process is fully automatic.

The 64-bit serial clock pulses transmit 64-bit binary data with bit 63 as the first bit and bit 0 as the last bit. The detailed timing is shown in "Data Transfer From PC" section of this data sheet. Once the PC sets the $\overline{\mathrm{CAL}}$ pin to logic " 1 " at the end of setup mode, the ALD523D returns to its normal running mode.

## DEFAULT PULL-UP AND PULL-DOWN RESISTORS

Switches or jumpers can be used to interface the ALD523D control-input pins directly to the desired logic level, either $\mathrm{V}^{+}$or DGND, through $15-\mathrm{k} \Omega$ pull-up and $1-$ $\mathrm{K} \Omega$ pull-down resistors. This method of connection is adopted as a default (standard) connection.

Figure 8 shows an example of standard connection where a switch SW or a jumper is used to pull the display set selection SEL1 control-input pin down to logic level " 0 " through a $1-\mathrm{k} \Omega$ pull-down resistor to GND with the switch SW closed. The SEL1 control-input pin is pulled up to logic level " 1 " through a $15-\mathrm{k} \Omega$ pull-up resistor to $\mathrm{V}^{+}$with the switch SW opened.

This method of connection allows both pull-up and pulldown resistors to be installed simultaneously. When switch SW is closed, the pin is normally at a logical " 0 " state, which sets SEL1=0. However, when ALD523D is transferring data to the CDM, the same pin changes function from SEL1 to D1, and the ALD523D output overrides both the pull-up and pull-down resistors. All the other multiplexed pins that interface to the CDM are multiplexed in the same way.


## CHARACTER DISPLAY MODULE

The ALD523D controller is designed for easy setting of industry standard Character Display Modules (CDM) such as 1 line by 16 -character or 2-line by 16 -character LCD or VFD display modules. These Character Display Modules consist of high contrast liquid crystal or vacuum fluorescence panels.

Each module contains an industry standard controller such as HD44780 or equivalent, and all necessary drivers. This industry standard controller is equipped with an internal Character Generator (CG ROM and CG RAM), Display Data (DD RAM), and Column Driver such as LC7930N or equivalent. ALD523D contains all the necessary display function instructions of the CDM to fully display all the characters on the display line(s), and to access all the available alphanumeric characters within the CG ROM.

Standard font version of CGROM, European font version of CGROM, or other custom versions of CGROM can be used with ALD523D. For more information, consult with the CDM manufacturer's technical data.

Figure 8. $15-\mathrm{k} \Omega$ pull-up or $1-\mathrm{k} \Omega$ pull-down resistor connection via $S W$ switch.

## ABSOLUTE MAXIMUM RATINGS ${ }^{3}$

| Supply voltage, $\mathrm{V}^{+}$ | +6.7 V |
| :--- | ---: |
| Differential input voltage range | -0.3 to $\mathrm{V}^{+}+0.3 \mathrm{~V}$ |
| Power dissipation | 1.2 W |
| Operating temperature range | $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| Storage temperature range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Lead temperature, 10 seconds | $+260^{\circ} \mathrm{C}$ |
| Maximum allowable output current sinked by any $\mathrm{I} / \mathrm{O}$ pin | 25 mA |
| Maximum allowable output current sourced by any $\mathrm{I} / \mathrm{O}$ pin | 25 mA |

DC OPERATING ELECTRICAL CHARACTERISTICS
$\mathrm{T}_{\mathrm{A}}=0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}, \mathrm{V}^{+}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTL}}=3.6864 \mathrm{MHz}$ unless otherwise specified

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply |  |  |  |  |  |  |
| Operating Voltage Range | $\mathrm{V}^{+}$ | 3 | 5 | 5.5 | V |  |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ |  | 6.5 | 8.0 | mA |  |
| Supply Current | $\mathrm{I}_{\mathrm{DD}}$ |  | 2 |  | mA | $\mathrm{V}^{+}=3.5 \mathrm{~V}$ |
| Shutdown Mode Supply Current | $\mathrm{I}_{\text {SDD }}$ |  | 3 | 10 | $\mu \mathrm{A}$ | $\overline{\text { PWRCS }}=+5 \mathrm{~V}, \mathrm{~V}_{\text {IN }}=0 \mathrm{~V}$ |
|  |  |  |  |  |  |  |
| Input Characteristics |  |  |  |  |  |  |
| Low Input Voltage | $\mathrm{V}_{\text {IL }}$ | -0.3 |  | 1.0 | V |  |
| High Input Voltage | $\mathrm{V}_{\mathrm{IH}}$ | 3.5 |  | 5.3 | V |  |
| Input Leakage Current | $\mathrm{I}_{\text {IL }}$ | -1 |  | 2 | $\mu \mathrm{A}$ |  |
|  |  |  |  |  |  |  |
| Output Characteristics |  |  |  |  |  |  |
| Low Output Voltage | $\mathrm{V}_{\text {OL }}$ |  | 0.2 | 0.4 | V | $\mathrm{I}_{\text {out }}=4 \mathrm{~mA}$ |
| High Output Voltage | $\mathrm{V}_{\mathrm{OH}}$ | 4.6 | 4.8 |  | V | $\mathrm{I}_{\text {out }}=-2 \mathrm{~mA}$ |

## TIMING CHARACTERISTICS

$T_{A}=0^{\circ} \mathrm{C}-70^{\circ} \mathrm{C}, \mathrm{V}^{+}=+5 \mathrm{~V}, \mathrm{f}_{\mathrm{XTL}}=3.6864 \mathrm{MHz}$, internal system clock $=\mathrm{f}_{\mathrm{XTL}} / 4$ unless otherwise specified

| Parameter | Symbol | Min | Typ | Max | Unit | Test Conditions |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Display Only (Mode-C) Timing DATIN Setup Time Serial Clock Low Time Serial Clock High Time $\overline{\text { DVCS }}$ to DATIN Valid Time Serial Clock to $\overline{\text { DVCS }}$ High Time | $\mathrm{t}_{\mathrm{DS}}$ <br> $\mathrm{t}_{\mathrm{SCL}}$ <br> $\mathrm{t}_{\mathrm{SCH}}$ <br> $\mathrm{t}_{\text {DIV }}$ <br> $t_{\text {DVCSH }}$ | $\begin{aligned} & 3.7 \\ & 16.2 \\ & 67.6 \\ & 67.62 \end{aligned}$ |  | 22.22 | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \end{aligned}$ |  |
| Power Timing Power-On-Reset Time | $\mathrm{t}_{\text {POR }}$ |  | 2 |  | sec |  |
| Data Transfer From PC Timing ${ }^{4}$ <br> Calibration to Data Valid Time <br> Serial Clock High Time <br> Serial Clock Low Time <br> Data Valid to Serial Clock Delay Time <br> Serial Clock to Data Valid High Time <br> Serial Clock to Data Valid Low Time <br> DATIN Setup Time <br> Data Valid High Time <br> Serial Clock to Calibration Time | $\mathrm{t}_{\text {Caldv }}$ <br> $\mathrm{t}_{\text {SCLKH }}$ <br> $\mathrm{t}_{\text {SCLKL }}$ <br> $\mathrm{t}_{\text {DSdelay }}$ <br> $\mathrm{t}_{\mathrm{SCDVH}}$ <br> $\mathrm{t}_{\mathrm{SCDVL}}$ <br> $\mathrm{t}_{\mathrm{DS}}$ <br> $\mathrm{t}_{\mathrm{DVH}}$ <br> $\mathrm{t}_{\text {SCCAL }}$ | $\begin{aligned} & 10 \\ & 0.271 \\ & 0 \\ & 0 \\ & 2.4 \\ & 10 \\ & 0 \\ & \hline \end{aligned}$ |  | $\begin{aligned} & 1.9 \\ & 67 \\ & 500,000 \\ & \text { DC } \\ & \text { DC } \\ & \\ & 8 \\ & \hline \end{aligned}$ | $\begin{aligned} & \mu \mathrm{s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mathrm{~ns} \\ & \mathrm{~ns} \\ & \mu \mathrm{~s} \\ & \mu \mathrm{~s} \\ & \mathrm{~ms} \end{aligned}$ |  |
| Reference Calibration Timing Auto Zero Time Integration Time ${ }^{1,2}$ Integrator Zero Time Calibration Setup Time Calibration Delay Time ${ }^{5}$ DATOUT Valid Setup Time DATOUT Not Valid Time DATOUT Valid Time DATOUT Valid Time Out Time DATOUT Out Time | $\begin{aligned} & \mathrm{t}_{\mathrm{AZ}} \\ & \mathrm{t}_{\mathrm{INT}} \\ & \mathrm{t}_{\mathrm{INTZ}} \\ & \mathrm{t}_{\mathrm{CS}} \\ & \mathrm{t}_{\mathrm{CD}} \\ & \mathrm{t}_{\mathrm{DVS}} \\ & \mathrm{t}_{\mathrm{DNV}} \\ & \mathrm{t}_{\mathrm{DV}} \\ & \mathrm{t}_{\mathrm{TO}} \\ & \mathrm{t}_{\mathrm{DATOUT}} \\ & \hline \end{aligned}$ | $\begin{aligned} & 16.667 \\ & 1.1 \\ & 1 \\ & 18 \\ & 11 \end{aligned}$ | $\mathrm{t}_{\mathrm{INT}}$ <br> 2 <br> 15 | $300$ $5.5$ $500$ | ms ms ms $\mu \mathrm{s}$ Conv. Cycle $\mu \mathrm{s}$ $\mu \mathrm{s}$ $\mu \mathrm{s}$ ms ns |  |
| Input / Output Characteristic Timing Input Interrupt Low Time Rise/Fall Times (CL = 10pF) | $\begin{aligned} & \mathrm{t}_{\mathrm{IL}} \\ & \mathrm{t}_{\mathrm{R}}, \mathrm{t}_{\mathrm{F}} \end{aligned}$ | 70 | 25 | 125 | $\begin{gathered} \mathrm{ns} \\ \mathrm{~ns} \\ \hline \end{gathered}$ | $\overline{\mathrm{CAL}}, \overline{\mathrm{PWRCS}}, \mathrm{COUT}, \overline{\mathrm{DVCS}}$ |
| Oscillator ( $\mathbf{O S C}_{\text {IN }}, \mathbf{O S C}$ out) <br> Crystal Frequency <br> External Frequency ( $\mathrm{OSC}_{\mathrm{IN}}$ ) | $\begin{array}{r} \mathrm{f}_{\mathrm{XTL}} \\ \mathrm{f}_{\mathrm{OSC}} \\ \hline \end{array}$ |  | 3.6864 | $\begin{aligned} & 8 \\ & 8 \end{aligned}$ | $\begin{aligned} & \mathrm{MHz} \\ & \mathrm{MHz} \end{aligned}$ | Rise time/Fall time $\leq 15 \mathrm{~ns}$ |

[^1]2001 Advanced Linear Devices, Inc., 415 Tasman Drive, Sunnyvale, California 94089-1706, Tel: (408) 747-1155, Fax: (408) 747-1286
ALD523D $12 / 01 \quad \mathrm{http}: / / \mathrm{www} . a l d i n c . c o m ~ 16$ of 20

## DISPLAY ONLY (MODE-C) TIMING


*Note: Default mode is SCLK, which can be inverted to produce $\overline{\text { SCLK }}$ by software setup.

## DATA TRANSFER FROM PC TIMING


$\cdot \mathrm{n}$ is the number of serial data bits, and m is the integer of $1,2, \ldots, \mathrm{n}$.
© 2001 Advanced Linear Devices, Inc., 415 Tasman Drive, Sunnyvale, California 94089-1706, Tel: (408) 747-1155, Fax: (408) 747-1286
ALD523D 12/01
http://www.aldinc.com

## ALD523D TO PC MODE-A REFERENCE CALIBRATION TIMING



## EXPANDED VIEW



## ALD523D PIN IDENTIFICATION FOR CALIBRATED REFERENCE MODE (MODE-A)

| PIN $\#$ | SYMBOL | FUNCTION | SIGNAL PROPAGATION |
| :--- | :--- | :--- | :--- |
| 1 | COUT | COMPARATOR OUTPUT | INPUT |
| 2 | SDA | MEMORY SERIAL ADDRESS/DATA | INPUT/OUTPUT |
| 3 | S1, SCL | INTEGRATION TIME SWITCH, MEMORY SERIAL CLOCK | INPUT/ OUTPUT |
| 4 | B1, D4 | BLANK SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 5 | B2, D5 | BLANK SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 6 | DSA1, D6 | AVERAGING SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 7 | DSA2, D7 | AVERAGING SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 8 | V $^{+}$ | POWER SUPPLY |  |
| 9 | XTAL2 | CRYSTAL OSCILLATOR | OUTPUT |
| 10 | XTAL1 | CRYSTAL OSCILLATOR | INPUT |
| 11 | COUT | COMPARATOR OUTPUT | INPUT INTERRUPT |
| 12 | CAL | CALIBRATION SIGNAL | INPUT |
| 13 | PWRCS | POWER UP CHIP SELECT | INPUT |
| 14 | CS | CHIP SELECT | OUTPUT |
| 15 | B | A/D INPUT | OUTPUT |
| 16 | WP | MEMORY WRITE PROTECT | OUTPUT |
| 17 | A | A/D INPUT | OUTPUT |
| 18 | DVCS | DATA VALID CHIP SELECT | INPUT |
| 19 | SEL0, D0 | MODE SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 20 | SEL1, D1 | MODE SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 21 | DEC1, D2 | DECIMAL POSITION SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 22 | DGND | DIGITAL GROUND |  |
| 23 | DEC2, D3 | DECIMAL POSITION SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 24 | DATIN | DATA IN | INPUT |
| 25 | SCLK | SERIAL CLOCK | OUTPUT |
| 26 | DATOUT | DATA OUT | OUTPUT |
| 27 | S2, EN | INTEGRATION TIME SWITCH, DISPLAY ENABLE | INPUT/OUTPUT |
| 28 | S3, RS | INTEGRATION TIME SWITCH, DISPLAY REGISTER SELECT | INPUT/OUTPUT |

## ALD523D PIN IDENTIFICATION FOR RATIOMETRIC MODE (MODE-B)

| PIN \# | SYMBOL | FUNCTION | SIGNAL PROPAGATION |
| :---: | :---: | :---: | :---: |
| 1 | COUT | COMPARATOR OUTPUT | INPUT |
| 2 | SDA | MEMORY SERIAL ADDRESS/DATA | INPUT/OUTPUT |
| 3 | S1, SCL | INTEGRATION TIME SWITCH, MEMORY SERIAL CLOCK | INPUT/ OUTPUT |
| 4 | B1, D4 | BLANK SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 5 | B2, D5 | BLANK SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 6 | DSA1, D6 | AVERAGING SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 7 | DSA2, D7 | AVERAGING SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 8 | $\mathrm{V}^{+}$ | POWER SUPPLY |  |
| 9 | XTAL2 | CRYSTAL OSCILLATOR | OUTPUT |
| 10 | XTAL1 | CRYSTAL OSCILLATOR | INPUT |
| 11 | COUT | COMPARATOR OUTPUT | INPUT INTERRUPT |
| 12 | $\overline{\text { CAL }}$ | CALIBRATION SIGNAL | INPUT |
| 13 | PWRCS | POWER UP CHIP SELECT | INPUT |
| 14 | CS | CHIP SELECT | OUTPUT |
| 15 | B | A/D INPUT | OUTPUT |
| 16 | WP | MEMORY WRITE PROTECT | OUTPUT |
| 17 | A | A/D INPUT | OUTPUT |
| 18 | $\overline{\text { DVCS }}$ | DATA VALID CHIP SELECT | INPUT |
| 19 | SEL0, D0 | MODE SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 20 | SEL1, D1 | MODE SWITCH, DISPLAY DATA BIT | InPUT/OUTPUT |
| 21 | M, D2 | ZERO MASTER SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 22 | DGND | DIGITAL GROUND |  |
| 23 | Z, D3 | ZERO SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 24 | DATIN | DATA IN | INPUT |
| 25 | SCLK | SERIAL CLOCK | OUTPUT |
| 26 | DATOUT | DATA OUT | OUTPUT |
| 27 | S2, EN | INTEGRATION TIME SWITCH, DISPLAY ENABLE | INPUT/OUTPUT |
| 28 | S3, RS | INTEGRATION TIME SWITCH, DISPLAY REGISTER SELECT | INPUT/OUTPUT |

## ALD523D PIN IDENTIFICATION FOR DISPLAY ONLY MODE (MODE-C)

| PIN \# | SYMBOL | FUNCTION | SIGNAL PROPAGATION |
| :--- | :--- | :--- | :--- |
| 1 | - | - | - |
| 2 | SDA | MEMORY SERIAL ADDRESS/DATA | INPUT/OUTPUT |
| 3 | SCL | MEMORY SERIAL CLOCK | OUTPUT |
| 4 | B1, D4 | BLANK SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 5 | B2, D5 | BLANK SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 6 | DSA1, D6 | AVERAGING SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 7 | DSA2, D7 | AVERAGING SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 8 | $\mathrm{~V}^{+}$ | POWER SUPPLY | OUTPUT |
| 9 | XTAL2 | CRYSTAL OSCILLATOR | INPUT |
| 10 | XTAL1 | - | - |
| 11 | - | CRYSTAL OSCILLATOR | INPUT |
| 12 | $\overline{\text { CAL }}$ | POWER UP CHIP SELECT | INPUT |
| 13 | PWRCS | - | - |
| 14 | - | - | MEMORY WRITE PROTECT |
| 15 | - | - | OUTPUT |
| 16 | WP | DATA VALID CHIP SELECT | - |
| 17 | - | MODE SWITCH, DISPLAY DATA BIT | INPUT |
| 18 | DVCS | MODE SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 19 | SEL0, D0 | DECIMAL POSITION SWITCH, DISPLAY DATA BIT | INPUT/OUTPUT |
| 20 | SEL1, D1 | DIGITAL GROUND | INPUT/OUTPUT |
| 21 | DEC1, D2 | DECIMAL POSITION SWITCH, DISPLAY DATA BIT |  |
| 22 | DGND | DATA IN | INPUT/OUTPUT |
| 23 | DEC2, D3 | SERIAL CLOCK | INPUT |
| 24 | DATIN | DATA OUT | OUTPUT |
| 25 | SCLK | DISPLAY ENABLE | OUTPUT |
| 26 | DATOUT | DISPLAY REGISTER SELECT | OUTPUT |
| 27 | EN | OUTPUT |  |
| 28 | RS |  |  |


[^0]:    © 2001 Advanced Linear Devices, Inc., 415 Tasman Drive, Sunnyvale, California 94089-1706, Tel: (408) 747-1155, Fax: (408) 747-1286
    ALD523D $12 / 01 \quad \mathrm{http}: / \mathbf{w w w} . a l d i n c . c o m \quad 2$ of 20

[^1]:    ${ }^{1}$ Apply only for calibrated reference (mode-A) and ratiometric (mode-B) operations.
    ${ }^{2}$ Extendible from S1, S2, and S3 hardware switches through "SETF" parameter in the .CDS file. Lower integration time than the minimum allows more conversion cycles per second at reduced count resolution. Higher integration time increases count resolution, but requires increased capacitor value and lowered number of conversion cycles per second. De-integration time depends on selection of full scale input range, integration capacitor value and voltage reference.
    ${ }^{3}$ ESD Sensitive Device. Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to device, and may affect device reliability and performance.
    ${ }^{4} \mathrm{PC}$ to ALD523D handshake using page write mode.
    ${ }^{5}$ Calibration delay time ( $\mathrm{t}_{\mathrm{CD}}$ ) may be as short as $7 \mu \mathrm{~s}$, if start of auto zero phase cycle time could be determined. For asynchronous operation, $\mathrm{t}_{\mathrm{CD}}$ must be for a minimum of one complete conversion cycle to assure synchronization to start of auto zero phase cycle time.

