




### Electrical Specifications II


$T_A = +25\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V}$ ,  $Sci4 = Sci1 = 0\text{V}$ ,  $Sci3 = Sci2 = 5\text{V}$ , Unless Otherwise Noted

Parameter	Typ.	Typ.	Typ.	Typ.	Typ.	Typ.	Typ.	Typ.	Units
Input Frequency	100	900	1900	2200	2700	3500	3900	5800	MHz
<b>Modulation Deviation</b> (Output deviation from reference, which is measured with CW input at equivalent input signal power)									
WCDMA 4 Carrier (TM1-64 DPCH) at +25 °C	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.4	dB
WCDMA 4 Carrier (TM1-64 DPCH) at +85 °C	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.4	dB
WCDMA 4 Carrier (TM1-64 DPCH) at -40 °C	0.1	0.1	0.1	0.1	0.1	0.1	0.1	0.3	dB
<b>Logarithmic Slope and Intercept</b> <sup>[1]</sup>									
Logarithmic Slope	36.2	36.3	36.9	37.5	39.2	42.6	44.6	66.9	mV/dB
Logarithmic Intercept	-70.1	-69.7	-68.5	-67.7	-65.6	-61.8	-59.1	-44.5	dBm
Max. Input Power at $\pm 1\text{dB}$ Error	-12	-12	-11	-11	-12	-12	-11	-12	dBm
Min. Input Power at $\pm 1\text{dB}$ Error	-52	-52	-51	50	-50	-49	-47	-36	dBm
[1] With WCDMA 4 Carrier (TM1-64 DPCH)									

**RMSOUT vs. Pin with Different Modulations @ 1900 MHz** <sup>[1]</sup>



**RMSOUT Error vs. Pin with Different Modulations @ 1900 MHz** <sup>[1]</sup>



[1] Data was taken at  $Sci4=Sci1=0\text{V}$ ,  $Sci3=Sci2=5\text{V}$ , shortest integration time is for  $SCI=0000$ , allowed longest integration time is for  $SCI=1100$


**RMS POWER DETECTOR  
SINGLE-ENDED, DC - 5.8 GHz**
**Electrical Specifications III**

$T_A = +25\text{ }^{\circ}\text{C}$ ,  $V_{CC} = 5\text{V}$ ,  $Sci4 = Sci1 = 0\text{V}$ ,  $Sci3 = Sci2 = 5\text{V}$ , Unless Otherwise Noted


Parameter	Conditions	Min	Typ.	Max	Units
<b>Single-Ended Input Configuration</b>					
Input Network Return Loss	up to 2.5 GHz		> 10		dB
Input Resistance between IN+ and IN-	Between pins 3 and 4		120		$\Omega$
Input Voltage Range	$V_{DIFFIN} = V_{IN+} - V_{IN-}$			1.2	V
<b>RMSOUT Output</b>					
Output Voltage Range			0.35 to 2.1		V
Source/Sink Current Compliance	RMSOUT held at $V_{CC}/2$		8 / -0.53		mA
Output Slew Rate (rise / fall)	$Sci4=Sci3=Sci2=Sci1=0\text{V}$ , $C_{ofs}=1\text{nF}$		28 / 0.86		$10^6\text{ V/s}$
<b>VSET Input (Negative Feedback Terminal)</b>					
Input Voltage Range	For control applications with nominal slope/intercept settings		0.35 to 2.1		V
Input Resistance			5		M $\Omega$
<b>SCI1-4 Inputs, ENX Logic Input (Power Down Control)</b>					
Input High Voltage		0.7xVCC			V
Input Low Voltage				0.3xVCC	V
Input High Current				1	$\mu\text{A}$
Input Low Current				1	$\mu\text{A}$
Input Capacitance			0.5		pf
<b>Power Supply</b>					
Supply Voltage		4.5	5	5.5	V
Supply Current with no input power			39		mA
Supply Current with -20 dBm			41.6		mA
Standby Mode Supply Current			3		mA

## RMS POWER DETECTOR SINGLE-ENDED, DC - 5.8 GHz


**RMSOUT & Error vs. Pin @ 100 MHz** <sup>[1][2]</sup>




**RMSOUT & Error vs. Pin @ 900 MHz** <sup>[1][2]</sup>




**RMSOUT & Error vs. Pin @ 1900 MHz** <sup>[1][2]</sup>




**RMSOUT & Error vs. Pin @ 2200 MHz** <sup>[1][2]</sup>



**RMSOUT & Error vs. Pin @ 2700 MHz** <sup>[1][2]</sup>









**RMSOUT & Error vs. Pin @ 3500 MHz** <sup>[1][2]</sup>



[1] Data was taken at Sci4=Sci1=0V, Sci3=Sci2=5V, shortest integration time is for SCI=0000, allowed longest integration time is for SCI=1100

[2] WCDMA 4 carriers input waveform


**RMS POWER DETECTOR  
 SINGLE-ENDED, DC - 5.8 GHz**
**RMSOUT & Error vs. Pin @ 3900 MHz <sup>[1][2]</sup>**

**RMSOUT & Error vs. Pin @ 5800 MHz <sup>[1][2]</sup>**

**Intercept vs. Frequency <sup>[1][2]</sup>**

**Slope vs. Frequency <sup>[1][2]</sup>**

**RMSOUT vs. Pin with WCDMA  
 4 Carrier @ +25 °C <sup>[1]</sup>**

**RMSOUT Error vs. Pin with WCDMA 4  
 Carrier @ +25 °C <sup>[1]</sup>**


[1] Data was taken at Sci4=Sci1=0V, Sci3=Sci2=5V, shortest integration time is for SCI=0000, allowed longest integration time is for SCI=1100


[2] WCDMA 4 carriers input waveform

## RMS POWER DETECTOR SINGLE-ENDED, DC - 5.8 GHz


**RMSOUT Error vs. Pin with WCDMA 4  
Carrier @ +85 °C wrt +25 °C Response [1]**




**RMSOUT Error vs. Pin with WCDMA 4  
Carrier @ -40 °C wrt +25 °C Response [1]**




**RMSOUT vs. Pin with CW @ +25 °C [1]**




**RMSOUT Error vs. Pin with CW @ +25 °C [1]**








**RMSOUT vs. Pin w/ CW & WCDMA 4  
Carrier @ 1900 MHz & +25 °C [1]**



**Reading Error for WCDMA 4 Carrier wrt  
CW Response @ +25 °C [1]**




[1] Data was taken at Sci4=Sci1=0V, Sci3=Sci2=5V, shortest integration time is for SCI=0000, allowed longest integration time is for SCI=1100

**RMS POWER DETECTOR  
 SINGLE-ENDED, DC - 5.8 GHz**
**RMSOUT vs. Pin w/ CW & WCDMA 4  
 Carrier @ 1900 MHz & +85 °C [1]**

**Reading Error for WCDMA 4 Carrier wrt  
 CW Response @ +85 °C [1]**

**RMSOUT vs. Pin w/ CW & WCDMA 4  
 Carrier @ 1900 MHz & -40 °C [1]**

**Reading Error for WCDMA 4 Carrier wrt  
 CW Response @ -40 °C [1]**

**Output Response  
 with SCI = 0000 @ 1900 MHz**



[1] Data was taken at Sci4=Sci1=0V, Sci3=Sci2=5V, shortest integration time is for SCI=0000, allowed longest integration time is for SCI=1100

## RMS POWER DETECTOR SINGLE-ENDED, DC - 5.8 GHz


**Typical Supply Current vs. Pin, Vcc = 5V**



**Input Return Loss vs. Frequency**



**Output Ripple & Rise/Fall Time vs. Integration Setting [Sci4,Sci3,Sci2,Sci1] in Decimal**





# RMS POWER DETECTOR SINGLE-ENDED, DC - 5.8 GHz


## Absolute Maximum Ratings

Power Supply Voltage (Vcc)	5.6V
RF Input Power	10 dBm
Input Voltage	1.2 Vp-p
Junction Temperature	125 °C
Continuous P <sub>diss</sub> (T = 85°C) (Derate 32.45 mW/°C above 85°C)	1.3 W
Thermal Resistance (R <sub>th</sub> ) (junction to ground paddle)	30.82 °C/W
Storage Temperature	-65 to +150 °C
Operating Temperature	-40 to +85 °C
ESD Sensitivity (HBM)	Class 1B



ELECTROSTATIC SENSITIVE DEVICE  
OBSERVE HANDLING PRECAUTIONS

## Outline Drawing



### NOTES:

1. LEADFRAME MATERIAL: COPPER ALLOY
2. DIMENSIONS ARE IN INCHES [MILLIMETERS].
3. LEAD SPACING TOLERANCE IS NON-CUMULATIVE
4. PAD BURR LENGTH SHALL BE 0.15mm MAXIMUM.  
PAD BURR HEIGHT SHALL BE 0.05mm MAXIMUM.
5. PACKAGE WARP SHALL NOT EXCEED 0.05mm.
6. ALL GROUND LEADS AND GROUND PADDLE MUST BE SOLDERED TO PCB RF GROUND.
7. REFER TO HMC APPLICATION NOTE FOR SUGGESTED PCB LAND PATTERN.





## Package Information

Part Number	Package Body Material	Lead Finish	MSL Rating	Package Marking <sup>[1]</sup>
HMC909LP4E	RoHS-compliant Low Stress Injection Molded Plastic	100% matte Sn	MSL1 <sup>[2]</sup>	H909 XXXX




[1] 4-Digit lot number XXXX

[2] Max peak reflow temperature of 260 °C

### Pin Descriptions


Pin Number	Function	Description	Interface Schematic
1, 16, 21, 23	Vcc	Power Supply. Connect supply voltage to these pins with appropriate filtering.	
2, 5, 6, 8, 11 - 13, 22 Package Base	GND	Package bottom has an exposed metal paddle that must be connected to RF/DC ground.	
3, 4	IN+, IN-	RF Input pins. See application information for input interfacing.	
7	ENX	Disable pin. Connect to GND for normal operation. Applying voltage $V > 0.8 \times V_{cc}$ will initiate power saving mode	

### Pin Descriptions (Continued)

Pin Number	Function	Description	Interface Schematic
9, 10	COFSA, COFSB	High pass filter capacitor input. Connect a capacitor between COFSA and COFSB to determine 3 dB point of input signal high-pass filter.	
14	VSET	Set point input for controller mode. Allows change of output slope resulting in output power leveling.	
15	RMSOUT	Logarithmic output that provides an indication of mean square input power.	
17 - 20	SCI1 - SCI4	Digitally Programmable Integration Bandwidth Control. Input pins that control the internal integration time constant for RMS calculation. SCI4 is the most significant bit. Set $V > 0.8 \times V_{cc}$ to enable and $V < 0.2 \times V_{cc}$ to disable (active high). Shortest integration time is for SCI=0000, allowed longest integration time is for SCI=1100 (1101, 1110 and 1111 SCI settings are forbidden states). Each step changes the integration time by 1 octave.	
24	N/C	The pins are not connected internally; however, all data shown herein was measured with these pins connected to RF/DC ground externally.	


### Application Circuit

PLACE THESE AS CLOSE  
TO THE PACKAGE AS  
POSSIBLE



Note: For the values of C3, C4, refer to Wideband Single-Ended Input Interface in Application Information

### Evaluation PCB



### List of Materials for Evaluation PCB 129547 <sup>[1]</sup>

Item	Description
J1, J2	PC Mount SMA Connector
TP1 - TP9	DC Pin
C1, C10, C16	100 pF Capacitor, 0402 Pkg.
C2, C5, C11, C17	100 nF Capacitor, 0402 Pkg.
C3, C4, C6	1000 pF Capacitor, 0402 Pkg.
R2, R12 - R15	10K Resistor, 0402 Pkg.
R3 - R5, R9, R10	0 Ohm Resistor, 0402 Pkg.
R6, R7	4.7K Resistor, 0402 Pkg.
R11	100 Ohm Resistor, 0402 Pkg.
U1	HMC909LP4E RMS Power Detector
PCB <sup>[2]</sup>	128683 Evaluation PCB

[1] Reference this number when ordering complete evaluation PCB


[2] Circuit Board Material: Rogers 4350

The circuit board used in the application should use RF circuit design techniques. Signal lines should have 50 ohm impedance while the package ground leads and exposed paddle should be connected directly to the ground plane similar to that shown. A sufficient number of via holes should be used to connect the top and bottom ground planes. The evaluation circuit board shown is available from Hittite upon request.

Board is configured with wideband single-ended input interface suitable for input signal frequencies above 100 MHz. Refer to wideband single-ended input interface section in application information for operating with signals below 100 MHz.

### Application Information


#### Principle of Operation



$$RMSOUT = \frac{1}{k} \ln(\beta k G^2 \int V_{IN}^2 dt)$$

$$P_{IN} = RMSOUT / [\log\text{-slope}] + [\log\text{-intercept}], \text{ dBm}$$

**RMSOUT vs.  $P_{IN}$**



Monolithic true-RMS detectors are in-effect analog calculators, calculating the RMS value of the input signal, unlike other types of power detectors which are designed to respond to the RF signal envelope. At the core of an RMS detector is a full-wave rectifier, log/antilog circuit, and an integrator. The RMS output signal is directly proportional to the logarithm of the time-average of  $V_{IN}^2$ . The bias block also contains temperature compensation circuits which stabilize output accuracy over the entire operating temperature range. The DC offset cancellation circuit actively cancels internal offsets so that even very small input signals can be measured accurately.

#### Configuration For The Typical Application

The RF input can be connected in wideband single-ended configuration: see “RF Input Interface” section for details on input configuration.


The RMS output signal is typically connected to VSET, through a resistive network providing a  $P_{IN} \rightarrow RMSOUT$  transfer characteristic slope of 36.9mV/dBm (at 1900 MHz), however the RMS output can be re-scaled to “magnify” a specific portion of the input sensing range, and to fully utilize the dynamic range of the RMS output. Refer to the section under the “log-slope and intercept” heading for details.

Due to part-to-part variations in log-slope and log-intercept, a system-level calibration is recommended to satisfy absolute accuracy requirements: refer to the “System Calibration” section for more details.

## RF Input Interface

The IN+ and IN- pins are differential RF inputs, which are externally configured for wideband with single ended input. Power match components are placed at these input terminals, along with DC blocking capacitors. The coupling capacitor values also set the lower spectral boundary of the input signal bandwidth. The inputs can be reactively matched (refer to input return loss graphs), but a resistor network should be sufficient for good wideband performance.

### Wideband Single-Ended Input Interface:



Choose the input decoupling capacitor (C3, C4) values by first determining the lowest spectral component the power detector is required to sense,  $f_L$ .

Input decoupling capacitor value

$$\approx \frac{1}{P \times f_L \times 3.2}, \text{ Farads, where } f_L \text{ is in Hertz}$$

Ex. If the power detector needs to sense down to 10MHz, the decoupling capacitor value should be

$$1/(\pi \times 10\text{E}6 \times 3.2) = 10\text{nF}$$

A DC bias ( $V_{cc}$ -1.2V) is present on the IN+ and IN- pins, and should not be overridden

## RMS Output Interface and Transient Response

The HMC909LP4E features digital input pins (SCI1-SCI4) that control the internal integration time constant. Output transient response is determined by the digital integration controls, and output load conditions.

Shortest integration time is for SCI=0000, allowed longest integration time is for SCI=1100 (1101, 1110 and 1111 SCI settings are forbidden states).


Using larger values of SCI will narrow the operating bandwidth of the integrator, resulting in a longer averaging time interval and a more filtered output signal; however it will also slow the power detector's transient response. A larger SCI value favors output accuracy over speed. For the fastest possible transient settling times set SCI to 0000. This configuration will operate the integrator at its widest possible bandwidth, resulting in short averaging time-interval and an output signal with little filtering. Most applications will choose a SCI setting that maintains balance between speed and accuracy. Furthermore, error performance over modulation bandwidth is dependent on the SCI setting.

For example modulations with relatively low frequency components and high crest factors may require higher SCI (integration) settings.


**Table 1: Transient Response vs. SCI Setting <sup>[1]</sup>:**

	RMSOUT Rise-Time 10% -> 90% (μs)		RMSOUT Rise Settling Time (μs) <sup>[2]</sup>		RMSOUT Fall-time 100% -> 10% (μs)	
SCI4,3,2,1	Pin = -20 dBm	Pin = -40 dBm	Pin = -20 dBm	Pin = -40 dBm	Pin = -20 dBm	Pin = -40 dBm
0000	0.042	0.032	0.408	0.484	1.7	1.72
0010	0.042	0.134	0.484	0.488	5.5	5.4
0100	0.06	1.32	2.6	2.12	19.5	23
0110	2.6	5.55	10.2	9.3	86	90
1000	13	25.5	59	38	350	380
1010	48	104	208	180	1500	1600
1100	190	460	870	800	6200	6500


**Rise Time<sup>[3]</sup> vs.  
SCI Setting over Input Power**



**Rise Settling Time <sup>[2]</sup> vs.  
SCI Setting over Input Power**



**Fall Time<sup>[4]</sup> vs.  
SCI Setting over Input Power**



For increased load drive capability, consider a buffer amplifier on the RMS output. Using an integrating amplifier on the RMS output allows for an alternative treatment for faster settling times. An external amplifier optimized for transient settling can also provide additional RMS filtering, when operating HMC909LP4E with a lower SCI value.


Following figures show how the peak-to-peak ripple decreases with higher SCI settings along with the RF pulse response over different modulations.

- [1] Input signal is 1900 MHz CW -tone switched on and off
- [2] Measured from RF switching edge to 1dB (input referred) settling of RMSOUT.
- [3] Measured from 10% to 90%
- [4] Measured from 100% to 10%




## RMS POWER DETECTOR SINGLE-ENDED, DC - 5.8 GHz


**Residual Ripple for 1.9 GHz WiMAX OFDM  
Advanced 802.16 @ SCI = 0001**




**Residual Ripple for 1.9 GHz WiMAX OFDM  
Advanced 802.16 @ SCI = 0010**




**Residual Ripple for 1.9 GHz WiMAX OFDM  
Advanced 802.16 @ SCI = 0011**




**Residual Ripple for 1.9 GHz WiMAX OFDM  
Advanced 802.16 @ SCI = 0100**



**Residual Ripple for 1.9 GHz WiMAX OFDM  
Advanced 802.16 @ SCI = 0101**



**Residual Ripple for 1.9 GHz WiMAX OFDM  
Advanced 802.16 @ SCI = 0110**




### LOG-Slope and Intercept

The HMC909LP4E provides for an adjustment of output scale with the use of an integrated operational amplifier. Log-slope and intercept can be adjusted to “magnify” a specific portion of the input sensing range, and to fully utilize the dynamic range of the RMS output.

A log-slope of 36.9mV/dB (@1900 MHz) is set by connecting RMS Output to VSET through resistor network for  $\beta = 1$  (see application schematic).

The log-slope is adjusted by applying the appropriate resistors on the RMS and VSET pins. Log-intercept is adjusted by applying a DC voltage to the VSET pin.



Optimized slope =  $\beta$  \* log-slope

Optimized intercept = log-intercept -  $(R_{FBK} / R_{SET}) * V_{BLINE}$

$$\beta = \frac{R_{FBK}}{R_{FBK} // R_{SHUNT} // R_{SET}}$$

When  $R_{FBK} = 0$  to set  $RMSOUT = VSET$ , then  $\beta = 1/2$

If  $R_{SET}$  is not populated, then  $\beta = 1/2 * (R_{FBK} / (R_{FBK} // R_{SHUNT}))$  and intercept is at nominal value.


Example: The logarithmic slope can be simply increased by choosing appropriate  $R_{FBK}$  and  $R_{SHUNT}$  values while not populating the  $R_{SET}$  resistor on the evaluation board to keep the intercept at nominal value.

Setting  $R_{FBK} = 4.7K\Omega$  and  $R_{SHUNT} = 2.2K\Omega$  results in an optimized slope of:

Optimized Slope =  $\beta$  \* log\_slope =  $1.57 * 36.9mV / dB$

Optimized Slope = 58 mV / dB

### Slope Adjustment



## RMS POWER DETECTOR SINGLE-ENDED, DC - 5.8 GHz

Example: The logarithmic intercept can also be adjusted by choosing appropriate RFBK, RSHUNT, and RSET values.

Setting RFBK = 4.7K $\Omega$ , RSHUNT = 2.2K $\Omega$ , and RSET = 24K $\Omega$  results in an optimized slope of:


Optimized Slope =  $\beta \cdot \log\_slope = 1.67 \cdot 36.9 \text{ mV} / \text{dB}$

Optimized Slope = 62 mV / dB

Optimized Intercept =  $\log\_intercept - (RFBK/RSET) \cdot VBLINE$

Optimized Intercept =  $\log\_intercept - 0.196 \cdot VBLINE$

**Intercept Adjustment**



### DC Offset Compensation Loop

Internal DC offsets, which are input signal dependant, require continuous cancellation. Offset cancellation is a critical function needed for maintenance of measurement accuracy and sensitivity. The DC offset cancellation loop performs this function, and its response is largely defined by the capacitance (COFS) connected between COFSA, COFSB pins.

COFS sets the loop bandwidth of the DC offset compensations. Higher COFS values are required for measuring lower RF frequencies. The optimal loop bandwidth setting will allow internal offsets to be cancelled at a minimally acceptable speed.

$$\text{DC Offset Cancellation Loop} \approx \frac{1}{\pi(5000)(C_{OFS} + 20 \times 10^{-12})} \text{ Bandwidth, Hz}$$

For example: loop bandwidth for DC cancellation with COFS = 1nF, bandwidth is ~62 kHz


### Standby Mode

The ENX can be used to force the power detector into a low-power standby mode. As ENX is deactivated, power is restored to all of the circuits. There is no memory of previous conditions. Coming-out of stand-by, internal integration and CoFS capacitors will require recharging, so if large SCI values have been chosen, the wake-up time will be lengthened.

### Modulation Performance – Crest factor performance

The HMC909LP4E can detect modulated signals with very high crest factors accurately.

For example, up to 2.7 GHz, a modulated RF signal with a crest factor of 15 dB can be detected with 0.3 dB error.



### System Calibration

Due to part-to-part variations in log-slope and log-intercept, a system-level calibration is recommended to satisfy absolute accuracy requirements. When performing this calibration, choose at least two test points: near the top end and bottom-end of the measurement range. It is best to measure the calibration points in the regions (of frequency and amplitude) where accuracy is most important. Derive the log-slope and log-intercept, and store them in non-volatile memory.

For example if the following two calibration points were measured at 2.2 GHz:

With RMSOUT = 1.81V at Pin= -20 dBm,  
and RMSOUT = 1.03V at Pin= -40 dBm  
slope calibration constant = SCC  
 $SCC = (-40+20)/(1.03-1.81) = 25.64 \text{ dB/V}$   
intercept calibration constant = ICC  
 $ICC = Pin - SCC \cdot RMSOUT = -20 - 25.64 \cdot 1.81 = -66.41 \text{ dBm}$

Now performing a power measurement at -30 dBm:

RMSOUT measures 1.40V  
[Measured Pin] = [Measured RMSOUT] \* SCC + ICC  
[Measured Pin] = 1.40 \* 25.64 - 66.41 = -30.51 dBm  
An error of only 0.51 dB

Factory system calibration measurements should be made using an input signal representative of the application. If the power detector will operate over a wide range of frequencies, choose a central frequency for calibration.



MICROWAVE CORPORATION v02.0511



## HMC909LP4E

### **RMS POWER DETECTOR SINGLE-ENDED, DC - 5.8 GHz**

#### **Layout Considerations**

- Mount RF input coupling capacitors close to the IN+ and IN- pins.
- Solder the heat slug on the package underside to a grounded island which can draw heat away from the die with low thermal impedance. The grounded island should be at RF ground potential.
- Connect power detector ground to the RF ground plane, and mount the supply decoupling capacitors close to the supply pins.

#### **Definitions:**

- Log-slope: slope of  $P_{IN} \rightarrow RMSOUT$  transfer characteristic. In units of mV/dB
- Log-intercept: x-axis intercept of  $P_{IN} \rightarrow RMSOUT$  transfer characteristic. In units of dBm.
- RMS Output Error: The difference between the measured  $P_{IN}$  and actual  $P_{IN}$  using a line of best fit.  

$$[measured\_P_{IN}] = [measured\_RMSOUT] / [best-fit-slope] + [best-fit-intercept], \text{ dBm}$$
- Input Dynamic Range: the range of average input power for which there is a corresponding RMS output voltage with "RMS Output Error" falling within a specific error tolerance.
- Crest Factor: Peak power to average power ratio for time-varying signals.