

165-Bump BGA Commercial Temp Industrial Temp

36Mb SigmaQuad-II Burst of 4 SRAM

167 MHz-333 MHz 1.8 V V_{DD} 1.8 V and 1.5 V I/O

Features

- Simultaneous Read and Write SigmaQuadTM Interface
- JEDEC-standard pinout and package
- Dual Double Data Rate interface
- Byte Write (x36, x18, and x9) and Nybble Write (x8) function
- Burst of 4 Read and Write
- 1.8 V + 100/-100 mV core power supply
- 1.5 V or 1.8 V HSTL Interface
- Pipelined read operation
- Fully coherent read and write pipelines
- ZQ pin for programmable output drive strength
- IEEE 1149.1 JTAG-compliant Boundary Scan
- 165-bump, 15 mm x 17 mm, 1 mm bump pitch BGA package
- RoHS-compliant 165-bump BGA package available
- Pin-compatible with present 9Mb and 18Mb and future 72Mb and 144Mb devices

SigmaQuad™ Family Overview

The GS8342D08/09/18/36AE are built in compliance with the SigmaQuad-II SRAM pinout standard for Separate I/O synchronous SRAMs. They are 37,748,736-bit (36Mb) SRAMs. The GS8342D08/18/36AE SigmaQuad SRAMs are just one element in a family of low power, low voltage HSTL I/O SRAMs designed to operate at the speeds needed to implement economical high performance networking systems.

Clocking and Addressing Schemes

The GS8342D08/09/18/36AE SigmaQuad-II SRAMs are synchronous devices. They employ two input register clock inputs, K and \overline{K} . K and \overline{K} are independent single-ended clock inputs, not differential inputs to a single differential clock input buffer. The device also allows the user to manipulate the output register clock quasi independently with the C and \overline{C} clock inputs. C and \overline{C} are also independent single-ended clock inputs, not differential inputs. If the C clocks are tied high, the K clocks are routed internally to fire the output registers instead.

Each internal read and write operation in a SigmaQuad-II B4 RAM is four times wider than the device I/O bus. An input data bus de-multiplexer is used to accumulate incoming data before it is simultaneously written to the memory array. An output data multiplexer is used to capture the data produced from a single memory array read and then route it to the appropriate output drivers as needed. Therefore the address field of a SigmaQuad-II B4 RAM is always two address pins less than the advertised index depth (e.g., the 4M x 8 has a 1M addressable index).

Parameter Synopsis

| | - 333 | -300 | -250 | -200 | -167 |
|-------|---------|---------|---------|---------|---------|
| tKHKH | 3.0 ns | 3.3 ns | 4.0 ns | 5.0 ns | 6.0 ns |
| tKHQV | 0.45 ns | 0.45 ns | 0.45 ns | 0.45 ns | 0.50 ns |



| 1M x 36 | SigmaQuad-II SRAM—Top View |
|---------|----------------------------|
|---------|----------------------------|

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------|------------------|------------------|------------------|-----------------|-----------------|-----------------|--------------------|------------------|------------------|-----|
| Α | CQ | NC | NC | W | BW2 | K | BW1 | R | SA | NC | CQ |
| В | Q27 | Q18 | D18 | SA | BW3 | К | BW0 | SA | D17 | Q17 | Q8 |
| С | D27 | Q28 | D19 | V _{SS} | SA | NC | SA | V _{SS} | D16 | Q7 | D8 |
| D | D28 | D20 | Q19 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | Q16 | D15 | D7 |
| E | Q29 | D29 | Q20 | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | Q15 | D6 | Q6 |
| F | Q30 | Q21 | D21 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | D14 | Q14 | Q5 |
| G | D30 | D22 | Q22 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V_{DDQ} | Q13 | D13 | D5 |
| Н | Doff | V _{REF} | V _{DDQ} | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | V _{DDQ} | V _{REF} | ZQ |
| J | D31 | Q31 | D23 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | D12 | Q4 | D4 |
| K | Q32 | D32 | Q23 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | Q12 | D3 | Q3 |
| L | Q33 | Q24 | D24 | V_{DDQ} | V _{SS} | V _{SS} | V _{SS} | V_{DDQ} | D11 | Q11 | Q2 |
| M | D33 | Q34 | D25 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | D10 | Q1 | D2 |
| N | D34 | D26 | Q25 | V _{SS} | SA | SA | SA | V _{SS} | Q10 | D9 | D1 |
| Р | Q35 | D35 | Q26 | SA | SA | С | SA | SA | Q9 | D0 | Q0 |
| R | TDO | тск | SA | SA | SA | C | SA | SA | SA | TMS | TDI |

11 x 15 Bump BGA—13 x 15 mm² Body—1 mm Bump Pitch

Notes:

- 1. BW0 controls writes to D0:D8; BW1 controls writes to D9:D17; BW2 controls writes to D18:D26; BW3 controls writes to D27:D35
- A2, A3, and A10 are reserved for future use as an address pin for higher density devices. They are not connected to the die on this device.
 They may be left floating or be treated as an MCL pin (Must Connect Low) to assure the site will successfully accommodate a future, higher density device. These pins may be marked as V_{SS}, NC, or MCL by some vendors of compatible SRAMs.

Expansion Addresses

| А3 | 72Mb |
|-----|-------|
| A10 | 144Mb |
| A2 | 288Mb |

Rev: 1.06c 11/2011 2/36 © 2006, GSI Technology



| 2M x 18 SigmaQuad-II SRAM—Top | View |
|-------------------------------|------|
|-------------------------------|------|

| | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------|------------------|------------------|--------------------|-----------------|-----------------|-----------------|--------------------|------------------|------------------|-----|
| Α | CQ | NC | SA | w | BW1 | K | NC | R | SA | NC | CQ |
| В | NC | Q9 | D9 | SA | NC | К | BW0 | SA | NC | NC | Q8 |
| С | NC | NC | D10 | V _{SS} | SA | NC | SA | V _{SS} | NC | Q7 | D8 |
| D | NC | D11 | Q10 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | NC | NC | D7 |
| E | NC | NC | Q11 | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | D6 | Q6 |
| F | NC | Q12 | D12 | V_{DDQ} | V _{DD} | V _{SS} | V _{DD} | V_{DDQ} | NC | NC | Q5 |
| G | NC | D13 | Q13 | V_{DDQ} | V _{DD} | V _{SS} | V _{DD} | V_{DDQ} | NC | NC | D5 |
| Н | Doff | V _{REF} | V _{DDQ} | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | V _{DDQ} | V _{REF} | ZQ |
| J | NC | NC | D14 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | Q4 | D4 |
| K | NC | NC | Q14 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | D3 | Q3 |
| L | NC | Q15 | D15 | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | NC | Q2 |
| M | NC | NC | D16 | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | NC | Q1 | D2 |
| N | NC | D17 | Q16 | V _{SS} | SA | SA | SA | V _{SS} | NC | NC | D1 |
| P | NC | NC | Q17 | SA | SA | С | SA | SA | NC | D0 | Q0 |
| R | TDO | тск | SA | SA | SA | C | SA | SA | SA | TMS | TDI |

11 x 15 Bump BGA—15 x 17 mm² Body—1 mm Bump Pitch

Notes:

- 1. BW0 controls writes to D0:D8. BW1 controls writes to D9:D17.
- A2, A7, and A10 are reserved for future use as an address pin for higher density devices. They are not connected to the die on this device.
 They may be left floating or be treated as an MCL pin (Must Connect Low) to assure the site will successfully accommodate a future, higher density device. These pins may be marked as V_{SS}, NC, or MCL by some vendors of compatible SRAMs.

Expansion Addresses

| A10 | 72Mb |
|-----|-------|
| A2 | 144Mb |
| A7 | 288Mb |

Rev: 1.06c 11/2011 3/36 © 2006, GSI Technology



| _ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------------------|------------------|------------------|------------------|-----------------|-----------------|-----------------|--------------------|------------------|------------------|----|
| Α | CQ | NC | SA | w | NC | ĸ | NC | R | SA | SA | CQ |
| В | NC | NC | NC | SA | NC | к | BW0 | SA | NC | NC | Q4 |
| С | NC | NC | NC | V _{SS} | SA | NC | SA | V _{SS} | NC | NC | D4 |
| D | NC | D5 | NC | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | NC | NC | NC |
| Ε | NC | NC | Q5 | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | D3 | Q3 |
| F | NC | NC | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V_{DDQ} | NC | NC | NC |
| G | NC | D6 | Q6 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | NC | NC |
| н | D _{off} | V _{REF} | V _{DDQ} | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | V _{DDQ} | V _{REF} | ZQ |
| J | NC | NC | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | Q2 | D2 |
| K | NC | NC | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | NC | NC |
| L | NC | Q7 | D7 | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | NC | Q1 |

4M x 9 SigmaQuad-II SRAM—Top View

11 x 15 Bump BGA—13 x 15 mm2 Body—1 mm Bump Pitch

 V_{SS}

SA

C

C

 V_{SS}

SA

SA

SA

 V_{SS}

 V_{SS}

SA

SA

NC

NC

NC

SA

NC

NC

D0

TMS

D1

NC

Q0

TDI

Notes:

N

Ρ

R

1. BW0 controls writes to D0:D8.

NC

NC

NC

TDO

NC

D8

NC

TCK

NC

NC

Q8

SA

A2, A7, and B5 are reserved for future use as an address pin for higher density devices. They are not connected to the die on this device.
They may be left floating or be treated as an MCL pin (Must Connect Low) to assure the site will successfully accommodate a future, higher density device. These pins may be marked as VSS, NC, or MCL by some vendors of compatible SRAMs.

Expansion Address

| A2 | 72Mb |
|------------|-------|
| A 7 | 144Mb |
| B5 | 288Mb |

Rev: 1.06c 11/2011 4/36 © 2006, GSI Technology

 $\textbf{V}_{\textbf{SS}}$

 V_{SS}

SA

SA

V_{SS}

SA

SA

SA



| - | HIVI X O SIQ | JinaQuau- | II SKAWI- | - top viev | V | | |
|---|--------------|-----------|-----------|------------|---|---|----|
| | 4 | 5 | 6 | 7 | 8 | 9 | 10 |
| | | | | | | | |

AM v 0 SigmaQuad II SDAM Ton View

| _ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 |
|---|------|------------------|------------------|--------------------|-----------------|-----------------|-----------------|--------------------|------------------|------------------|-----|
| Α | CQ | NC | SA | \overline{w} | NW1 | K | NC | R | SA | SA | CQ |
| В | NC | NC | NC | SA | NC | K | NW0 | SA | NC | NC | Q3 |
| С | NC | NC | NC | V _{SS} | SA | NC | SA | V _{SS} | NC | NC | D3 |
| D | NC | D4 | NC | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | NC | NC | NC |
| Ε | NC | NC | Q4 | V _{DDQ} | V _{SS} | V _{SS} | V _{SS} | V _{DDQ} | NC | D2 | Q2 |
| F | NC | NC | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | NC | NC |
| G | NC | D5 | Q5 | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | NC | NC |
| Н | Doff | V _{REF} | V _{DDQ} | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | V _{DDQ} | V _{REF} | ZQ |
| J | NC | NC | NC | V _{DDQ} | V _{DD} | V _{SS} | V _{DD} | V _{DDQ} | NC | Q1 | D1 |
| K | NC | NC | NC | V_{DDQ} | V_{DD} | V _{SS} | V _{DD} | V_{DDQ} | NC | NC | NC |
| L | NC | Q6 | D6 | V_{DDQ} | V _{SS} | V _{SS} | V _{SS} | V_{DDQ} | NC | NC | Q0 |
| M | NC | NC | NC | V _{SS} | V _{SS} | V _{SS} | V _{SS} | V _{SS} | NC | NC | D0 |
| N | NC | D7 | NC | V _{SS} | SA | SA | SA | V _{SS} | NC | NC | NC |
| Р | NC | NC | Q7 | SA | SA | С | SA | SA | NC | NC | NC |
| R | TDO | TCK | SA | SA | SA | C | SA | SA | SA | TMS | TDI |

11 x 15 Bump BGA—13 x 15 mm² Body—1 mm Bump Pitch

Notes:

- NW0 controls writes to D0:D3. NW1 controls writes to D4:D7.
- A2, A7, and B5 are reserved for future use as an address pin for higher density devices. They are not connected to the die on this device. They may be left floating or be treated as an MCL pin (Must Connect Low) to assure the site will successfully accomodate a future, higher density device. These pins may be marked as V_{SS} , NC, or MCL by some vendors of compatible SRAMs.

Expansion Address

| A2 | 72Mb |
|------------|-------|
| A 7 | 144Mb |
| B5 | 288Mb |

Rev: 1.06c 11/2011 5/36 © 2006, GSI Technology



Pin Description Table

| Symbol | Description | Туре | Comments |
|------------------|---------------------------------|--------|-------------------------------|
| SA | Synchronous Address Inputs | Input | _ |
| NC | No Connect | _ | _ |
| R | Synchronous Read | Input | Active Low |
| W | Synchronous Write | Input | Active Low |
| BW0-BW3 | Synchronous Byte Writes | Input | Active Low x9/x18/x36 only |
| NW0-NW1 | Nybble Write Control Pin | Input | Active Low x8 only |
| К | Input Clock | Input | Active High |
| ĸ | Input Clock | Input | Active Low |
| С | Output Clock | Input | Active High |
| C | Output Clock | Input | Active Low |
| TMS | Test Mode Select | Input | _ |
| TDI | Test Data Input | Input | _ |
| TCK | Test Clock Input | Input | _ |
| TDO | Test Data Output | Output | - |
| V _{REF} | HSTL Input Reference Voltage | Input | _ |
| ZQ | Output Impedance Matching Input | Input | _ |
| Qn | Synchronous Data Outputs | Output | _ |
| Dn | Synchronous Data Inputs | Input | _ |
| D _{off} | Disable DLL when low | Input | Active Low |
| CQ | Output Echo Clock | Output | _ |
| CQ | Output Echo Clock | Output | _ |
| V _{DD} | Power Supply | Supply | 1.8 V Nominal |
| V_{DDQ} | Isolated Output Buffer Supply | Supply | 1.5 or 1.8 V Nominal |
| V _{SS} | Power Supply: Ground | Supply | _ |

- NC = Not Connected to die or any other pin
 C, C, K, or K cannot be set to V_{REF} voltage.




Background

Separate I/O SRAMs, from a system architecture point of view, are attractive in applications where alternating reads and writes are needed. Therefore, the SigmaQuad-II SRAM interface and truth table are optimized for alternating reads and writes. Separate I/O SRAMs are unpopular in applications where multiple reads or multiple writes are needed because burst read or write transfers from Separate I/O SRAMs can cut the RAM's bandwidth in half.

SigmaQuad-II B4 SRAM DDR Read

The status of the Address Input, \overline{W} , and \overline{R} pins are sampled by the rising edges of K. \overline{W} and \overline{R} high causes chip disable. A low on the Read Enable-bar pin, \overline{R} , begins a read cycle. \overline{R} is always ignored if the previous command loaded was a read command. Data can be clocked out after the next rising edge of K with a rising edg

SigmaQuad-II B4 Double Data Rate SRAM Read First








SigmaQuad-II B4 SRAM DDR Write

The status of the Address Input, \overline{W} , and \overline{R} pins are sampled by the rising edges of K. \overline{W} and \overline{R} high causes chip disable. A low on the Write Enable-bar pin, \overline{W} , and a high on the Read Enable-bar pin, \overline{R} , begins a write cycle. \overline{W} is always ignored if the previous command was a write command. Data is clocked in by the next rising edge of K, the rising edge of \overline{K} after that, the next rising edge of K, and finally by the next rising edge of the K that follows.

SigmaQuad-II B4 Double Data Rate SRAM Write First







Power-Up Sequence for SigmaQuad-II SRAMs

SigmaQuad-II SRAMs must be powered-up in a specific sequence in order to avoid undefined operations.

Power-Up Sequence

- 1. Power-up and maintain $\overline{\text{Doff}}$ at low state.
 - 1a. Apply V_{DD}.
 - 1b. Apply V_{DDO}.
 - 1c. Apply V_{REF} (may also be applied at the same time as V_{DDO}).
- 1. After power is achieved and clocks $(K, \overline{K}, C, \overline{C})$ are stablized, change $\overline{\text{Doff}}$ to high.
- 1. An additional 1024 clock cycles are required to lock the DLL after it has been enabled.

Note:

The DLL may be reset by driving the Doff pin low or by stopping the K clocks for at least 30 ns. 1024 cycles of clean K clocks are always required to re-

DLL Constraints

- The DLL synchronizes to either K or C clock. These clocks should have low phase jitter (t_{KCVar}).
- The DLL cannot operate at a frequency lower than that specified by the t_{KHKH} maximum specification for the desired operating clock frequency.
- If the incoming clock is not stablized when DLL is enabled, the DLL may lock on the wrong frequency and cause undefined errors or failures during the initial stage.

Special Functions

Byte Write and Nybble Write Control

Byte Write Enable pins are sampled at the same time that Data In is sampled. A high on the Byte Write Enable pin associated with a particular byte (e.g., $\overline{BW0}$ controls D0–D8 inputs) will inhibit the storage of that particular byte, leaving whatever data may be stored at the current address at that byte location undisturbed. Any or all of the Byte Write Enable pins may be driven high or low during the data in sample times in a write sequence.

Each write enable command and write address loaded into the RAM provides the base address for a 4 beat data transfer. The x18 version of the RAM, for example, may write 72 bits in association with each address loaded. Any 9-bit byte may be masked in any write sequence.

Nybble Write (4-bit) control is implemented on the 8-bit-wide version of the device. For the x8 version of the device, "Nybble Write Enable" and "NBx" may be substituted in all the discussion above.



Example x18 RAM Write Sequence using Byte Write Enables

| Data In Sample Time | BW0 | BW1 | D0-D8 | D9-D17 |
|---------------------|-----|-----|------------|------------|
| Beat 1 | 0 | 1 | Data In | Don't Care |
| Beat 2 | 1 | 0 | Don't Care | Data In |
| Beat 3 | 0 | 0 | Data In | Data In |
| Beat 4 | 1 | 0 | Don't Care | Data In |

Resulting Write Operation

| Byte 1 D0-D8 | Byte 2 D9-D17 | Byte 1 D0–D8 | Byte 2 D9-D17 | Byte 1 D0–D8 | Byte 2 D9-D17 | Byte 1 D0–D8 | Byte 2 D9–D17 |
|-----------------|------------------|-----------------|------------------|-----------------|------------------|-----------------|------------------|
| Written | Unchanged | Unchanged | Written | Written | Written | Unchanged | Written |
| Beat 1 | | Bea | at 2 | Bea | at 3 | Bea | at 4 |


Output Register Control

SigmaQuad-II SRAMs offer two mechanisms for controlling the output data registers. Typically, control is handled by the Output Register Clock inputs, C and \overline{C} . The Output Register Clock inputs can be used to make small phase adjustments in the firing of the output registers by allowing the user to delay driving data out as much as a few nanoseconds beyond the next rising edges of the K and \overline{K} clocks. If the C and \overline{C} clock inputs are tied high, the RAM reverts to K and \overline{K} control of the outputs, allowing the RAM to function as a conventional pipelined read SRAM.

Rev: 1.06c 11/2011 10/36 © 2006, GSI Technology



Example Four Bank Depth Expansion Schematic




Note

For simplicity \overline{BWn} , \overline{NWn} , \overline{K} , and \overline{C} are not shown.

GS8342D08/09/18/36AE-333/300/250/200/167

Σ 2x2B4 SigmaQuad-II SRAM Depth Expansion



Rev:





FLXDrive-II Output Driver Impedance Control

HSTL I/O SigmaQuad-II SRAMs are supplied with programmable impedance output drivers. The ZQ pin must be connected to Vss via an external resistor, RQ, to allow the SRAM to monitor and adjust its output driver impedance. The value of RQ must be 5X the value of the desired RAM output impedance. The allowable range of RQ to guarantee impedance matching continuously is between 175Ω and 350Ω . Periodic readjustment of the output driver impedance is necessary as the impedance is affected by drifts in supply voltage and temperature. The SRAM's output impedance circuitry compensates for drifts in supply voltage and temperature. A clock cycle counter periodically triggers an impedance evaluation, resets and counts again. Each impedance evaluation may move the output driver impedance level one step at a time towards the optimum level. The output driver is implemented with discrete binary weighted impedance steps.

Separate I/O SigmaQuad-II B4 SRAM Truth Table

| Previous Operation | Α | R | w | Current Operation | D | D | D | D | Q | Q | Q | Q |
|----------------------------|-----------------------------|-----------------------------|-----------------------------|--------------------------|----------------------------|---------------------------------|----------------------------|---------------------------------|----------------------------|---------------------------------|----------------------------|---------------------------------|
| K ↑ (t _{n-1}) | K ↑ (t _n) | K ↑ (t _n) | K ↑ (t _n) | K ↑ (t _n) | K ↑ (t _{n+1}) | K ↑ (t _{n+1½}) | K ↑ (t _{n+2}) | K ↑ (t _{n+2½}) | K ↑ (t _{n+1}) | K ↑ (t _{n+1½}) | K ↑ (t _{n+2}) | K ↑ (t _{n+2½}) |
| Deselect | Х | 1 | 1 | Deselect | Х | Х | _ | _ | Hi-Z | Hi-Z | - | 1 |
| Write | Х | 1 | Х | Deselect | D2 | D3 | _ | _ | Hi-Z | Hi-Z | _ | _ |
| Read | Х | Х | 1 | Deselect | Х | Х | _ | _ | Q2 | Q3 | _ | _ |
| Deselect | V | 1 | 0 | Write | D0 | D1 | D2 | D3 | Hi-Z | Hi-Z | _ | _ |
| Deselect | V | 0 | Х | Read | Х | Х | _ | _ | Q0 | Q1 | Q2 | Q3 |
| Read | V | Х | 0 | Write | D0 | D1 | D2 | D3 | Q2 | Q3 | _ | _ |
| Write | V | 0 | Х | Read | D2 | D3 | _ | _ | Q0 | Q1 | Q2 | Q3 |

Notes:

- 1. "1" = input "high"; "0" = input "low"; "V" = input "valid"; "X" = input "don't care"
- 2. "—" indicates that the input requirement or output state is determined by the next operation.
- 3. Q0, Q1, Q2, and Q3 indicate the first, second, third, and fourth pieces of output data transferred during Read operations.
- 4. D0, D1, D2, and D3 indicate the first, second, third, and fourth pieces of input data transferred during Write operations.
- 5. Qs are tristated for one cycle in response to Deselect and Write commands, one cycle after the command is sampled, except when preceded by a Read command.
- 6. Users should not clock in metastable addresses.

Rev: 1.06c 11/2011 13/36 © 2006, GSI Technology



Byte Write Clock Truth Table

| BW | BW | BW | BW | Current Operation | D | D | D | D |
|----------------------------|---------------------------------|----------------------------|---------------------------------|--|----------------------------|---------------------------------|----------------------------|---------------------------------|
| K ↑ (t _{n+1}) | K ↑ (t _{n+1½}) | K ↑ (t _{n+2}) | K ↑ (t _{n+2½}) | K ↑ (t _n) | K ↑ (t _{n+1}) | K ↑ (t _{n+1½}) | K ↑ (t _{n+2}) | κ ↑ (t _{n+2½}) |
| Т | Т | Т | Т | Write Dx stored if BWn = 0 in all four data transfers | D0 | D2 | D3 | D4 |
| Т | F | F | F | Write Dx stored if BWn = 0 in 1st data transfer only | D0 | Х | X | Х |
| F | Т | F | F | $\frac{\text{Write}}{\text{Dx stored if }\overline{\text{BWn}}} = 0 \text{ in 2nd data transfer only}$ | Х | D1 | Х | Х |
| F | F | Т | F | $\frac{\text{Write}}{\text{Dx stored if }\overline{\text{BWn}} = 0 \text{ in 3rd data transfer only}$ | Х | Х | D2 | х |
| F | F | F | Т | $\frac{\text{Write}}{\text{Dx stored if }\overline{\text{BWn}} = 0 \text{ in 4th data transfer only}}$ | X | Х | X | D3 |
| F | F | F | F | Write Abort No Dx stored in any of the four data transfers | Х | X | Х | х |

- "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
 If one or more BWn = 0, then BW = "T", else BW = "F".



x36 Byte Write Enable (BWn) Truth Table

| BW0 | BW1 | BW2 | BW3 | D0-D8 | D9-D17 | D18-D26 | D27-D35 |
|-----|-----|-----|-----|------------|------------|------------|------------|
| 1 | 1 | 1 | 1 | Don't Care | Don't Care | Don't Care | Don't Care |
| 0 | 1 | 1 | 1 | Data In | Don't Care | Don't Care | Don't Care |
| 1 | 0 | 1 | 1 | Don't Care | Data In | Don't Care | Don't Care |
| 0 | 0 | 1 | 1 | Data In | Data In | Don't Care | Don't Care |
| 1 | 1 | 0 | 1 | Don't Care | Don't Care | Data In | Don't Care |
| 0 | 1 | 0 | 1 | Data In | Don't Care | Data In | Don't Care |
| 1 | 0 | 0 | 1 | Don't Care | Data In | Data In | Don't Care |
| 0 | 0 | 0 | 1 | Data In | Data In | Data In | Don't Care |
| 1 | 1 | 1 | 0 | Don't Care | Don't Care | Don't Care | Data In |
| 0 | 1 | 1 | 0 | Data In | Don't Care | Don't Care | Data In |
| 1 | 0 | 1 | 0 | Don't Care | Data In | Don't Care | Data In |
| 0 | 0 | 1 | 0 | Data In | Data In | Don't Care | Data In |
| 1 | 1 | 0 | 0 | Don't Care | Don't Care | Data In | Data In |
| 0 | 1 | 0 | 0 | Data In | Don't Care | Data In | Data In |
| 1 | 0 | 0 | 0 | Don't Care | Data In | Data In | Data In |
| 0 | 0 | 0 | 0 | Data In | Data In | Data In | Data In |

x18 Byte Write Enable (BWn) Truth Table

| BW0 | BW1 | D0-D8 | D9-D17 |
|-----|-----|------------|------------|
| 1 | 1 | Don't Care | Don't Care |
| 0 | 1 | Data In | Don't Care |
| 1 | 0 | Don't Care | Data In |
| 0 | 0 | Data In | Data In |

x09 Byte Write Enable (BWn) Truth Table

| BW0 | D0-D8 |
|-----|------------|
| 1 | Don't Care |
| 0 | Data In |
| 1 | Don't Care |
| 0 | Data In |

Rev: 1.06c 11/2011 15/36 © 2006, GSI Technology



Nybble Write Clock Truth Table

| NW | NW | NW | NW | Current Operation | D | D | D | D |
|----------------------------|---------------------------------|----------------------------|---------------------------------|---|----------------------------|---------------------------------|----------------------------|---------------------------------|
| K ↑ (t _{n+1}) | K ↑ (t _{n+1½}) | K ↑ (t _{n+2}) | K ↑ (t _{n+2½}) | K ↑ (t _n) | K ↑ (t _{n+1}) | K ↑ (t _{n+1½}) | K ↑ (t _{n+2}) | K ↑ (t _{n+2½}) |
| Т | Т | Т | Т | Write Dx stored if NWn = 0 in all four data transfers | | D2 | D3 | D4 |
| Т | F | F | F | Write Dx stored if NWn = 0 in 1st data transfer only | | X | X | Х |
| F | Т | F | F | Write Dx stored if NWn = 0 in 2nd data transfer only | Х | D1 | Х | Х |
| F | F | Т | F | $\frac{\text{Write}}{\text{Dx stored if }\overline{\text{NWn}} = 0 \text{ in 3rd data transfer only}$ | Х | X | D2 | Х |
| F | F | F | Т | | Х | X | X | D3 |
| F | F | F | F | Write Abort No Dx stored in any of the four data transfers | Х | X | Х | Х |

Notes:

- "1" = input "high"; "0" = input "low"; "X" = input "don't care"; "T" = input "true"; "F" = input "false".
 If one or more NWn = 0, then NW = "T", else NW = "F".

x8 Nybble Write Enable (NWn) Truth Table

| NW0 | NW1 | D0-D3 | D4-D7 |
|-----|-----|------------|------------|
| 1 | 1 | Don't Care | Don't Care |
| 0 | 1 | Data In | Don't Care |
| 1 | 0 | Don't Care | Data In |
| 0 | 0 | Data In | Data In |

© 2006, GSI Technology Rev: 1.06c 11/2011 16/36



Absolute Maximum Ratings

(All voltages reference to V_{SS})

| Symbol | Description | Value | Unit |
|--------------------|----------------------------------|--|-------|
| V _{DD} | Voltage on V _{DD} Pins | -0.5 to 2.9 | V |
| V_{DDQ} | Voltage in V _{DDQ} Pins | –0.5 to V _{DD} | V |
| V_{REF} | Voltage in V _{REF} Pins | –0.5 to V _{DDQ} | V |
| V _{I/O} | Voltage on I/O Pins | -0.5 to V _{DDQ} +0.5 (\leq 2.9 V max.) | V |
| V _{IN} | Voltage on Other Input Pins | -0.5 to V _{DDQ} +0.5 (\leq 2.9 V max.) | V |
| I _{IN} | Input Current on Any Pin | +/–100 | mA dc |
| I _{OUT} | Output Current on Any I/O Pin | +/–100 | mA dc |
| T _J | Maximum Junction Temperature | 125 | °C |
| T _{STG} | Storage Temperature | –55 to 125 | °C |

Note:

Permanent damage to the device may occur if the Absolute Maximum Ratings are exceeded. Operation should be restricted to Recommended Operating Conditions. Exposure to conditions exceeding the Recommended Operating Conditions, for an extended period of time, may affect reliability of this component.

Recommended Operating Conditions

Power Supplies

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--------------------|------------------|------|------|-----------------|------|
| Supply Voltage | V _{DD} | 1.7 | 1.8 | 1.95 | V |
| I/O Supply Voltage | V _{DDQ} | 1.4 | _ | V _{DD} | V |
| Reference Voltage | V _{REF} | 0.68 | _ | 0.95 | V |

Notes:

- The power supplies need to be powered up simultaneously or in the following sequence: V_{DD}, V_{DDQ}, V_{REF}, followed by signal inputs. The power down sequence must be the reverse. V_{DDQ} must not exceed V_{DD}.
- 2. Most speed grades and configurations of this device are offered in both Commercial and Industrial Temperature ranges. The part number of Industrial Temperature Range versions end the character "I". Unless otherwise noted, all performance specifications quoted are evaluated for worst case in the temperature range marked on the device.

Operating Temperature

| Parameter | Symbol | Min. | Тур. | Max. | Unit |
|--|----------------|------|------|------|------|
| Ambient Temperature (Commercial Range Versions) | T _A | 0 | 25 | 70 | °C |
| Ambient Temperature (Industrial Range Versions) | T _A | -40 | 25 | 85 | °C |

Rev: 1.06c 11/2011 17/36 © 2006, GSI Technology



HSTL I/O DC Input Characteristics

| Parameter | Symbol | Min | Max | Units | Notes |
|---------------------|----------------------|------------------------|------------------------|-------|-------|
| DC Input Logic High | V _{IH} (dc) | V _{REF} + 0.1 | V _{DD} + 0.3 | V | 1 |
| DC Input Logic Low | V _{IL} (dc) | -0.3 | V _{REF} – 0.1 | V | 1 |

Notes:

- 1. Compatible with both 1.8 V and 1.5 V I/O drivers.
- These are DC test criteria. DC design criteria is V_{REF} ± 50 mV. The AC V_{IH}/V_{IL} levels are defined separately for measuring timing parameters.
- 3. V_{IL} (Min)DC = -0.3 V, V_{IL} (Min)AC = -1.5 V (pulse width \leq 3 ns).
- 4. V_{IH} (Max)DC = V_{DDQ} + 0.3 V, V_{IH} (Max)AC = V_{DDQ} + 0.85 V (pulse width \leq 3 ns).


HSTL I/O AC Input Characteristics

| Parameter | Symbol | Min | Max | Units | Notes |
|--|-----------------------|------------------------|--------------------------|-------|-------|
| AC Input Logic High | V _{IH} (ac) | V _{REF} + 200 | _ | mV | 2,3 |
| AC Input Logic Low | V _{IL} (ac) | _ | V _{REF} – 200 | mV | 2,3 |
| V _{REF} Peak to Peak AC Voltage | V _{REF} (ac) | _ | 5% V _{REF} (DC) | mV | 1 |


Notes:

- The peak-to-peak AC component superimposed on V_{REF} may not exceed 5% of the DC component of V_{REF}.
- 2. To guarantee AC characteristics, V_{IH},V_{IL}, Trise, and Tfall of inputs and clocks must be within 10% of each other.
- 3. For devices supplied with HSTL I/O input buffers. Compatible with both 1.8 V and 1.5 V I/O drivers.

Undershoot Measurement and Timing



Overshoot Measurement and Timing



Capacitance

$$(T_A = 25^{\circ}C, f = 1 \text{ MHz}, V_{DD} = 1.8 \text{ V})$$

| Parameter | Symbol | Test conditions | Тур. | Max. | Unit |
|--------------------|------------------|------------------------|------|------|------|
| Input Capacitance | C _{IN} | V _{IN} = 0 V | 4 | 5 | pF |
| Output Capacitance | C _{OUT} | V _{OUT} = 0 V | 6 | 7 | pF |
| Clock Capacitance | C _{CLK} | V _{IN} = 0 V | 5 | 6 | pF |

Note:

This parameter is sample tested.




AC Test Conditions

| Parameter | Conditions |
|------------------------|---------------------|
| Input high level | 1.25 V |
| Input low level | 0.25 V |
| Max. input slew rate | 2 V/ns |
| Input reference level | 0.75 V |
| Output reference level | V _{DDQ} /2 |

Note:

Test conditions as specified with output loading as shown unless otherwise noted.

AC Test Load Diagram



$$\begin{split} RQ &= 250~\Omega~(HSTL~I/O) \\ V_{REF} &= 0.75~V \end{split}$$

Input and Output Leakage Characteristics

| Parameter | Symbol | Test Conditions | Min. | Max |
|--|---------------------|---|----------------|--------------|
| Input Leakage Current (except mode pins) | I _{IL} | V _{IN} = 0 to V _{DD} | –2 uA | 2 uA |
| Doff | I _{INDOFF} | $\begin{aligned} &V_{DD} \ge V_{IN} \ge V_{IL} \\ &0 \ V \le V_{IN} \le V_{IL} \end{aligned}$ | −2 uA −2 uA | 2 uA 2 uA |
| Output Leakage Current | I _{OL} | Output Disable, V _{OUT} = 0 to V _{DDQ} | –2 uA | 2 uA |

Rev: 1.06c 11/2011 19/36 © 2006, GSI Technology



Programmable Impedance HSTL Output Driver DC Electrical Characteristics

| Parameter | Symbol | Min. | Max. | Units | Notes |
|---------------------|------------------|----------------------------|----------------------------|-------|-------|
| Output High Voltage | V _{OH1} | V _{DDQ} /2 – 0.12 | V _{DDQ} /2 + 0.12 | V | 1, 3 |
| Output Low Voltage | V _{OL1} | V _{DDQ} /2 – 0.12 | V _{DDQ} /2 + 0.12 | V | 2, 3 |
| Output High Voltage | V _{OH2} | V _{DDQ} – 0.2 | V_{DDQ} | V | 4, 5 |
| Output Low Voltage | V _{OL2} | Vss | 0.2 | V | 4, 6 |

Notes:

- 1. $I_{OH} = (V_{DDQ}/2) / (RQ/5) + -15\% @ V_{OH} = V_{DDQ}/2$ (for: $175\Omega \le RQ \le 350\Omega$).
- 2. $I_{OL} = (V_{DDQ}/2) \ / \ (RQ/5) \ + / \ 15\% \ @ \ V_{OL} = V_{DDQ}/2 \ (for: \ 175\Omega \le RQ \le 350\Omega).$
- 3. Parameter tested with RQ = 250Ω and V_{DDQ} = 1.5 V or 1.8 V
- 4. $0\Omega \le RQ \le \infty\Omega$
- 5. $I_{OH} = -1.0 \text{ mA}$
- 6. $I_{OL} = 1.0 \text{ mA}$

Operating Currents

| | | | -3 | 33 | -3 | 00 | -2 | 50 | -2 | 00 | -1 | 67 | |
|------------------------------|------------------|---|-----------------|-------------------|-----------------|-------------------|-----------------|-------------------|-----------------|-------------------|-----------------|-------------------|-------|
| Parameter | Symbol | Test Conditions | 0 to 70°C | –40 to 85°C | 0 to 70°C | –40 to 85°C | 0 to 70°C | –40 to 85°C | 0 to 70°C | -40 to 85°C | 0 to 70°C | -40 to 85°C | Notes |
| Operating Current (x36): DDR | I _{DD} | V_{DD} = Max, I_{OUT} = 0 mA Cycle Time \geq t_{KHKH} Min | 1050 mA | 1075 mA | 950 mA | 975 mA | 850 mA | 875 mA | 725 mA | 750 mA | 625 mA | 650 mA | 2, 3 |
| Operating Current (x18): DDR | I _{DD} | V_{DD} = Max, I_{OUT} = 0 mA Cycle Time \geq t_{KHKH} Min | 950 mA | 975 mA | 875 mA | 900 mA | 775 mA | 800 mA | 650 mA | 675 mA | 575 mA | 600 mA | 2, 3 |
| Operating Current (x9): DDR | I _{DD} | V_{DD} = Max, I_{OUT} = 0 mA Cycle Time \geq t_{KHKH} Min | 950 mA | 975 mA | 850 mA | 875 mA | 750 mA | 775 mA | 650 mA | 675 mA | 575 mA | 600 mA | 2, 3 |
| Operating Current (x8): DDR | I _{DD} | V_{DD} = Max, I_{OUT} = 0 mA Cycle Time \geq t_{KHKH} Min | 950 mA | 975 mA | 850 mA | 875 mA | 750 mA | 775 mA | 650 mA | 675 mA | 575 mA | 600 mA | 2, 3 |
| Standby Current (NOP): DDR | I _{SB1} | Device deselected, $I^{OUT} = 0 \text{ mA, } f = \text{Max,}$ All Inputs $\leq 0.2 \text{ V or} \geq \text{V}_{DD} - 0.2 \text{ V}$ | 300 mA | 310 mA | 290 mA | 300 mA | 270 mA | 280 mA | 255 mA | 265 mA | 245 mA | 255 mA | 2, 4 |

Notes:

- 1. Power measured with output pins floating.
- 2. Minimum cycle, $I_{OUT} = 0$ mA
- 3. Operating current is calculated with 50% read cycles and 50% write cycles.
- 4. Standby Current is only after all pending read and write burst operations are completed.

Rev: 1.06c 11/2011 20/36 © 2006, GSI Technology





AC Electrical Characteristics

| Devenuetor | Complete | -33 | 33 | -3 | 00 | -2 | 50 | -20 | 00 | -10 | 67 | I India | Natas |
|--|--|-------|------|-------|------|-------|------|-------|------|-------|------|---------|-------|
| Parameter | Symbol | Min | Max | Units | Notes |
| Clock | 1 | I | 1 | ı | ı | ı | ı | I | ı | I | 1 | 1 | |
| K, K Clock Cycle Time C, C Clock Cycle Time | t _{кнкн} t _{снсн} | 3.0 | 5.0 | 3.3 | 5.0 | 4.0 | 8.4 | 5.0 | 8.4 | 6.0 | 8.4 | ns | |
| tKC Variable | t _{KCVar} | _ | 0.2 | _ | 0.2 | _ | 0.2 | _ | 0.2 | _ | 0.2 | ns | 6 |
| K, KClock High Pulse Width C, C Clock High Pulse Width | t _{KHKL} t _{CHCL} | 1.2 | _ | 1.32 | _ | 1.6 | _ | 2.0 | _ | 2.4 | _ | ns | |
| K, K Clock Low Pulse Width C, C Clock Low Pulse Width | t _{KLKH} t _{CLCH} | 1.2 | _ | 1.32 | _ | 1.6 | _ | 2.0 | - | 2.4 | _ | ns | |
| K to K High C to C High | t _{KHK} H t _{CHC} H | 1.35 | _ | 1.49 | _ | 1.8 | _ | 2.2 | _ | 2.7 | _ | ns | |
| K to K High C to C High | t <u>к</u> нкн t <u>с</u> нсн | 1.35 | _ | 1.49 | _ | 1.8 | - | 2.2 | - | 2.7 | _ | ns | |
| K, K Clock High to C, C Clock High | t _{KHCH} | 0 | 0.8 | 0 | 0.8 | 0 | 1.8 | 0 | 2.3 | 0 | 2.8 | ns | |
| DLL Lock Time | t _{KCLock} | 1024 | _ | 1024 | _ | 1024 | _ | 1024 | _ | 1024 | _ | cycle | 7 |
| K Static to DLL reset | t _{KCReset} | 30 | _ | 30 | _ | 30 | _ | 30 | _ | 30 | _ | ns | |
| Output Times | • | | | | • | | | • | | • | | | |
| K, Clock High to Data Output Valid C, C Clock High to Data Output Valid | t _{KHQV} t _{CHQV} | _ | 0.45 | _ | 0.45 | _ | 0.45 | _ | 0.45 | _ | 0.5 | ns | 4 |
| K, K Clock High to Data Output Hold C, C Clock High to Data Output Hold | t _{KHQX} t _{CHQX} | -0.45 | _ | -0.45 | _ | -0.45 | _ | -0.45 | _ | -0.5 | _ | ns | 4 |
| K, K Clock High to Echo Clock Valid C, C Clock High to Echo Clock Valid | t _{KHCQV} t _{CHCQV} | _ | 0.45 | _ | 0.45 | _ | 0.45 | _ | 0.45 | _ | 0.5 | ns | |
| K, KClock High to Echo Clock Hold C, C Clock High to Echo Clock Hold | t _{KHCQX} t _{CHCQX} | -0.45 | _ | -0.45 | _ | -0.45 | - | -0.45 | - | -0.5 | _ | ns | |
| CQ, CQ High Output Valid | t _{CQHQV} | _ | 0.25 | _ | 0.27 | _ | 0.30 | _ | 0.35 | _ | 0.40 | ns | 8 |
| CQ, CQ High Output Hold | t _{CQHQX} | -0.25 | _ | -0.27 | _ | -0.30 | _ | -0.35 | _ | -0.40 | _ | ns | 8 |
| CQ Phase Distortion | t _{сансан} t <u>са</u> нсан | 1.10 | _ | 1.24 | _ | 1.55 | - | 1.95 | - | 2.45 | _ | ns | |
| K Clock High to Data Output High-Z C Clock High to Data Output High-Z | t _{KHQZ} t _{CHQZ} | _ | 0.45 | _ | 0.45 | _ | 0.45 | _ | 0.45 | _ | 0.5 | ns | 4 |
| K Clock High to Data Output Low-Z C Clock High to Data Output Low-Z | t _{KHQX1} t _{CHQX1} | -0.45 | _ | -0.45 | _ | -0.45 | _ | -0.45 | _ | -0.5 | _ | ns | 4 |
| Setup Times | | | | | | | | | , | | | | |
| Address Input Setup Time | t _{AVKH} | 0.4 | _ | 0.4 | _ | 0.5 | _ | 0.6 | _ | 0.7 | _ | ns | |
| Control Input Setup Time (R, W) | t _{IVKH} | 0.4 | _ | 0.4 | _ | 0.5 | _ | 0.6 | _ | 0.7 | _ | ns | 2 |
| Control Input Setup Time (BWX, NWX) | t _{IVKH} | 0.28 | _ | 0.3 | _ | 0.35 | _ | 0.4 | _ | 0.5 | _ | ns | 3 |
| Data Input Setup Time | t _{DVKH} | 0.28 | _ | 0.3 | _ | 0.35 | _ | 0.4 | _ | 0.5 | _ | ns | |



GS8342D08/09/18/36AE-333/300/250/200/167


AC Electrical Characteristics (Continued)

| Devembles | Symphol | -33 | 33 | -3 | 00 | -2 | 50 | -20 | 00 | -10 | 67 | Units | Notes |
|------------------------------------|-------------------|------|-----|---------|----|---------|----|---------|----|-----|-----|-------|-------|
| Parameter | Symbol | Min | Max | Min Max | | Min Max | | Min Max | | Min | Max | Units | Notes |
| Hold Times | | | | | | | | | | | | | |
| Address Input Hold Time | t _{KHAX} | 0.4 | _ | 0.4 | _ | 0.5 | _ | 0.6 | _ | 0.7 | _ | ns | |
| Control Input Hold Time (R, W) | t _{KHIX} | 0.4 | _ | 0.4 | _ | 0.5 | _ | 0.6 | _ | 0.7 | _ | ns | 2 |
| Control Input Hold Time (BWX, NWX) | t _{KHIX} | 0.28 | _ | 0.3 | _ | 0.35 | _ | 0.4 | _ | 0.5 | _ | ns | 3 |
| Data Input Hold Time | t _{KHDX} | 0.28 | _ | 0.3 | _ | 0.35 | _ | 0.4 | _ | 0.5 | _ | ns | |

- 1. All Address inputs must meet the specified setup and hold times for all latching clock edges.
- 2. Control singles are \overline{R} , \overline{W} .
- 3. Control singles are $\overline{BW0}$, $\overline{BW1}$, and $(\overline{NW0}$, $\overline{NW1}$ for x8) and $(\overline{BW2}$, $\overline{BW3}$ for x36).
- 4. If C, \overline{C} are tied high, K, \overline{K} become the references for C, \overline{C} timing parameters
- 5. To avoid bus contention, at a given voltage and temperature tCHQX1 is bigger than tCHQZ. The specs as shown do not imply bus contention because tCHQX1 is a MIN parameter that is worst case at totally different test conditions (0°C, 1.9 V) than tCHQZ, which is a MAX parameter (worst case at 70°C, 1.7 V). It is not possible for two SRAMs on the same board to be at such different voltages and temperatures.
- 6. Clock phase jitter is the variance from clock rising edge to the next expected clock rising edge.
- 7. V_{DD} slew rate must be less than 0.1 V DC per 50 ns for DLL lock retention. DLL lock time begins once V_{DD} and input clock are stable.
- 8. Echo clock is very tightly controlled to data valid/data hold. By design, there is a ±0.1 ns variation from echo clock to data. The datasheet parameters reflect tester guard bands and test setup variations.




K and K Controlled Read-Write-Read Timing Diagram



GS8342D08/09/18/36AE-333/300/250/200/167

C and $\overline{\mathbf{C}}$ Controlled Read-Write-Read Timing Diagram



Rev:

1.06c 11/2011



JTAG Port Operation

Overview

The JTAG Port on this RAM operates in a manner that is compliant with IEEE Standard 1149.1-1990, a serial boundary scan interface standard (commonly referred to as JTAG). The JTAG Port input interface levels scale with V_{DD} . The JTAG output drivers are powered by V_{DD} .

Disabling the JTAG Port

It is possible to use this device without utilizing the JTAG port. The port is reset at power-up and will remain inactive unless clocked. TCK, TDI, and TMS are designed with internal pull-up circuits. To assure normal operation of the RAM with the JTAG Port unused, TCK, TDI, and TMS may be left floating or tied to either V_{DD} or V_{SS} . TDO should be left unconnected.

JTAG Pin Descriptions

| Pin | Pin Name | I/O | Description |
|-----|------------------|-----|--|
| TCK | Test Clock | ln | Clocks all TAP events. All inputs are captured on the rising edge of TCK and all outputs propagate from the falling edge of TCK. |
| TMS | Test Mode Select | ln | The TMS input is sampled on the rising edge of TCK. This is the command input for the TAP controller state machine. An undriven TMS input will produce the same result as a logic one input level. |
| TDI | Test Data In | In | The TDI input is sampled on the rising edge of TCK. This is the input side of the serial registers placed between TDI and TDO. The register placed between TDI and TDO is determined by the state of the TAP Controller state machine and the instruction that is currently loaded in the TAP Instruction Register (refer to the TAP Controller State Diagram). An undriven TDI pin will produce the same result as a logic one input level. |
| TDO | Test Data Out | Out | Output that is active depending on the state of the TAP state machine. Output changes in response to the falling edge of TCK. This is the output side of the serial registers placed between TDI and TDO. |

Note:

This device does not have a TRST (TAP Reset) pin. TRST is optional in IEEE 1149.1. The Test-Logic-Reset state is entered while TMS is held high for five rising edges of TCK. The TAP Controller is also reset automaticly at power-up.

JTAG Port Registers

Overview

The various JTAG registers, refered to as Test Access Port or TAP Registers, are selected (one at a time) via the sequences of 1s and 0s applied to TMS as TCK is strobed. Each of the TAP Registers is a serial shift register that captures serial input data on the rising edge of TCK and pushes serial data out on the next falling edge of TCK. When a register is selected, it is placed between the TDI and TDO pins.

Instruction Register

The Instruction Register holds the instructions that are executed by the TAP controller when it is moved into the Run, Test/Idle, or the various data register states. Instructions are 3 bits long. The Instruction Register can be loaded when it is placed between the TDI and TDO pins. The Instruction Register is automatically preloaded with the IDCODE instruction at power-up or whenever the controller is placed in Test-Logic-Reset state.

Bypass Register


The Bypass Register is a single bit register that can be placed between TDI and TDO. It allows serial test data to be passed through the RAM's JTAG Port to another device in the scan chain with as little delay as possible.



Boundary Scan Register

The Boundary Scan Register is a collection of flip flops that can be preset by the logic level found on the RAM's input or I/O pins. The flip flops are then daisy chained together so the levels found can be shifted serially out of the JTAG Port's TDO pin. The Boundary Scan Register also includes a number of place holder flip flops (always set to a logic 1). The relationship between the device pins and the bits in the Boundary Scan Register is described in the Scan Order Table following. The Boundary Scan Register, under the control of the TAP Controller, is loaded with the contents of the RAMs I/O ring when the controller is in Capture-DR state and then is placed between the TDI and TDO pins when the controller is moved to Shift-DR state. SAMPLE-Z, SAMPLE/PRELOAD and EXTEST instructions can be used to activate the Boundary Scan Register.

JTAG TAP Block Diagram



Identification (ID) Register

The ID Register is a 32-bit register that is loaded with a device and vendor specific 32-bit code when the controller is put in Capture-DR state with the IDCODE command loaded in the Instruction Register. The code is loaded from a 32-bit on-chip ROM. It describes various attributes of the RAM as indicated below. The register is then placed between the TDI and TDO pins when the controller is moved into Shift-DR state. Bit 0 in the register is the LSB and the first to reach TDO when shifting begins.

Rev: 1.06c 11/2011 26/36 © 2006, GSI Technology



ID Register Contents

| | Not Used | | | | | | | | | | | | | | SI 1 ED | EC | | nd | | | | | Presence Register | | | | | | | | | |
|------|----------|----|----|----|----|----|----|----|----|----|----|----|----|----|------------|----|----|----|----|----|----|----|-------------------|---|---|---|---|---|---|---|---|---|
| Bit# | 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | Χ | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |

Tap Controller Instruction Set

Overview

There are two classes of instructions defined in the Standard 1149.1-1990; the standard (Public) instructions, and device specific (Private) instructions. Some Public instructions are mandatory for 1149.1 compliance. Optional Public instructions must be implemented in prescribed ways. The TAP on this device may be used to monitor all input and I/O pads, and can be used to load address, data or control signals into the RAM or to preload the I/O buffers.

When the TAP controller is placed in Capture-IR state the two least significant bits of the instruction register are loaded with 01. When the controller is moved to the Shift-IR state the Instruction Register is placed between TDI and TDO. In this state the desired instruction is serially loaded through the TDI input (while the previous contents are shifted out at TDO). For all instructions, the TAP executes newly loaded instructions only when the controller is moved to Update-IR state. The TAP instruction set for this device is listed in the following table.



Test Logic Reset Run Test Idle Select DR Select IR 0 0 Capture DR Capture IR Shift DR Shift IR Exit1 DR Exit1 IR 0 0 Pause DR Pause IR Exit2 DR Exit2 IR Update DR Update IR

JTAG Tap Controller State Diagram

Instruction Descriptions

BYPASS

When the BYPASS instruction is loaded in the Instruction Register the Bypass Register is placed between TDI and TDO. This occurs when the TAP controller is moved to the Shift-DR state. This allows the board level scan path to be shortened to facilitate testing of other devices in the scan path.

SAMPLE/PRELOAD

SAMPLE/PRELOAD is a Standard 1149.1 mandatory public instruction. When the SAMPLE / PRELOAD instruction is loaded in the Instruction Register, moving the TAP controller into the Capture-DR state loads the data in the RAMs input and I/O buffers into the Boundary Scan Register. Boundary Scan Register locations are not associated with an input or I/O pin, and are loaded with the default state identified in the Boundary Scan Chain table at the end of this section of the datasheet. Because the RAM clock is independent from the TAP Clock (TCK) it is possible for the TAP to attempt to capture the I/O ring contents while the input buffers are in transition (i.e. in a metastable state). Although allowing the TAP to sample metastable inputs will not harm the device, repeatable results cannot be expected. RAM input signals must be stabilized for long enough to meet the TAPs input data capture set-up plus hold time (tTS plus tTH). The RAMs clock inputs need not be paused for any other TAP operation except capturing the I/O ring contents into the Boundary Scan Register. Moving the controller to Shift-DR state then places the boundary scan register between the TDI and TDO pins.

EXTEST

EXTEST is an IEEE 1149.1 mandatory public instruction. It is to be executed whenever the instruction register is loaded with all logic 0s. The EXTEST command does not block or override the RAM's input pins; therefore, the RAM's internal state is still determined by its input pins.





Typically, the Boundary Scan Register is loaded with the desired pattern of data with the SAMPLE/PRELOAD command. Then the EXTEST command is used to output the Boundary Scan Register's contents, in parallel, on the RAM's data output drivers on the falling edge of TCK when the controller is in the Update-IR state.

Alternately, the Boundary Scan Register may be loaded in parallel using the EXTEST command. When the EXTEST instruction is selected, the sate of all the RAM's input and I/O pins, as well as the default values at Scan Register locations not associated with a pin, are transferred in parallel into the Boundary Scan Register on the rising edge of TCK in the Capture-DR state, the RAM's output pins drive out the value of the Boundary Scan Register location with which each output pin is associated.

IDCODE

The IDCODE instruction causes the ID ROM to be loaded into the ID register when the controller is in Capture-DR mode and places the ID register between the TDI and TDO pins in Shift-DR mode. The IDCODE instruction is the default instruction loaded in at power up and any time the controller is placed in the Test-Logic-Reset state.

SAMPLE-Z

If the SAMPLE-Z instruction is loaded in the instruction register, all RAM outputs are forced to an inactive drive state (high-Z) and the Boundary Scan Register is connected between TDI and TDO when the TAP controller is moved to the Shift-DR state.

RFU

These instructions are Reserved for Future Use. In this device they replicate the BYPASS instruction.

JTAG TAP Instruction Set Summary

| Instruction | Code | Description | |
|----------------|------|---|------|
| EXTEST | 000 | Places the Boundary Scan Register between TDI and TDO. | 1 |
| IDCODE | 001 | Preloads ID Register and places it between TDI and TDO. | 1, 2 |
| SAMPLE-Z | 010 | Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. Forces all RAM output drivers to High-Z except CQ. | 1 |
| RFU | 011 | Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO. | 1 |
| SAMPLE/PRELOAD | 100 | Captures I/O ring contents. Places the Boundary Scan Register between TDI and TDO. | 1 |
| GSI | 101 | GSI private instruction. | 1 |
| RFU | 110 | Do not use this instruction; Reserved for Future Use. Replicates BYPASS instruction. Places Bypass Register between TDI and TDO. | 1 |
| BYPASS | 111 | Places Bypass Register between TDI and TDO. | 1 |

Notes:

- Instruction codes expressed in binary, MSB on left, LSB on right.
- 2. Default instruction automatically loaded at power-up and in test-logic-reset state.

Rev: 1.06c 11/2011 29/36 © 2006, GSI Technology



JTAG Port Recommended Operating Conditions and DC Characteristics


| Parameter | Symbol | Min. | Max. | Unit | Notes |
|--|-------------------|--------------------------|-----------------------|------|-------|
| Test Port Input Low Voltage | V _{ILJ} | -0.3 | 0.3 * V _{DD} | V | 1 |
| Test Port Input High Voltage | V _{IHJ} | 0.6 * V _{DD} | V _{DD} +0.3 | V | 1 |
| TMS, TCK and TDI Input Leakage Current | I _{INHJ} | -300 | 1 | uA | 2 |
| TMS, TCK and TDI Input Leakage Current | I _{INLJ} | – 1 | 100 | uA | 3 |
| TDO Output Leakage Current | I _{OLJ} | -1 | 1 | uA | 4 |
| Test Port Output High Voltage | V _{OHJ} | V _{DD} – 200 mV | | V | 5, 6 |
| Test Port Output Low Voltage | V _{OLJ} | | 0.4 | V | 5, 7 |
| Test Port Output CMOS High | V _{OHJC} | V _{DD} – 100 mV | _ | V | 5, 8 |
| Test Port Output CMOS Low | V _{OLJC} | _ | 100 mV | V | 5, 9 |

Notes:

- 1. Input Under/overshoot voltage must be -1 V < Vi < V_{DDn} +1 V not to exceed 2.9 V maximum, with a pulse width not to exceed 20% tTKC.
- 2. $V_{ILJ} \le V_{IN} \le V_{DDn}$
- 3. $0 \text{ V} \leq \text{V}_{IN} \leq \text{V}_{ILJn}$
- 4. Output Disable, V_{OUT} = 0 to V_{DDn}
- 5. The TDO output driver is served by the V_{DD} supply.
- 6. $I_{OHJ} = -2 \text{ mA}$
- 7. $I_{OLJ} = + 2 \text{ mA}$
- 8. $I_{OHJC} = -100 \text{ uA}$
- 9. $I_{OLJC} = +100 \text{ uA}$

JTAG Port AC Test Conditions

| Parameter | Conditions |
|------------------------|-------------------------|
| Input high level | V _{DD} – 0.2 V |
| Input low level | 0.2 V |
| Input slew rate | 1 V/ns |
| Input reference level | V _{DD} /2 |
| Output reference level | V _{DD} /2 |




Notes:

- 1. Include scope and jig capacitance.
- Test conditions as shown unless otherwise noted.

Rev: 1.06c 11/2011 30/36 © 2006, GSI Technology






JTAG Port AC Electrical Characteristics

| Parameter | Symbol | Min | Max | Unit |
|-----------------------|--------|-----|-----|------|
| TCK Cycle Time | tTKC | 50 | 1 | ns |
| TCK Low to TDO Valid | tTKQ | _ | 20 | ns |
| TCK High Pulse Width | tTKH | 20 | _ | ns |
| TCK Low Pulse Width | tTKL | 20 | _ | ns |
| TDI & TMS Set Up Time | tTS | 10 | _ | ns |
| TDI & TMS Hold Time | tTH | 10 | _ | ns |



Package Dimensions—165-Bump FPBGA (Package E)





Ordering Information—GSI SigmaQuad-II SRAM

| Org | Part Number ¹ | Туре | Package | Speed (MHz) | T _A ² |
|---------|--------------------------|-------------------|-------------|----------------|-----------------------------|
| 4M x 8 | GS8342D08AE-333 | SigmaQuad-II SRAM | 165-Pin BGA | 333 | С |
| 4M x 8 | GS8342D08AE-300 | SigmaQuad-II SRAM | 165-Pin BGA | 300 | С |
| 4M x 8 | GS8342D08AE-250 | SigmaQuad-II SRAM | 165-Pin BGA | 250 | С |
| 4M x 8 | GS8342D08AE-200 | SigmaQuad-II SRAM | 165-Pin BGA | 200 | С |
| 4M x 8 | GS8342D08AE-167 | SigmaQuad-II SRAM | 165-Pin BGA | 167 | С |
| 4M x 8 | GS8342D08AE-333I | SigmaQuad-II SRAM | 165-Pin BGA | 333 | - 1 |
| 4M x 8 | GS8342D08AE-300I | SigmaQuad-II SRAM | 165-Pin BGA | 300 | - 1 |
| 4M x 8 | GS8342D08AE-250I | SigmaQuad-II SRAM | 165-Pin BGA | 250 | 1 |
| 4M x 8 | GS8342D08AE-200I | SigmaQuad-II SRAM | 165-Pin BGA | 200 | 1 |
| 4M x 8 | GS8342D08AE-167I | SigmaQuad-II SRAM | 165-Pin BGA | 167 | 1 |
| 4M x 9 | GS8342D09AE-333 | SigmaQuad-II SRAM | 165-Pin BGA | 333 | С |
| 4M x 9 | GS8342D09AE-300 | SigmaQuad-II SRAM | 165-Pin BGA | 300 | С |
| 4M x 9 | GS8342D09AE-250 | SigmaQuad-II SRAM | 165-Pin BGA | 250 | С |
| 4M x 9 | GS8342D09AE-200 | SigmaQuad-II SRAM | 165-Pin BGA | 200 | С |
| 4M x 9 | GS8342D09AE-167 | SigmaQuad-II SRAM | 165-Pin BGA | 167 | С |
| 4M x 9 | GS8342D09AE-333I | SigmaQuad-II SRAM | 165-Pin BGA | 333 | 1 |
| 4M x 9 | GS8342D09AE-300I | SigmaQuad-II SRAM | 165-Pin BGA | 300 | 1 |
| 4M x 9 | GS8342D09AE-250I | SigmaQuad-II SRAM | 165-Pin BGA | 250 | 1 |
| 4M x 9 | GS8342D09AE-200I | SigmaQuad-II SRAM | 165-Pin BGA | 200 | I |
| 4M x 9 | GS8342D09AE-167I | SigmaQuad-II SRAM | 165-Pin BGA | 167 | 1 |
| 2M x 18 | GS8342D18AE-333 | SigmaQuad-II SRAM | 165-Pin BGA | 333 | С |
| 2M x 18 | GS8342D18AE-300 | SigmaQuad-II SRAM | 165-Pin BGA | 300 | С |
| 2M x 18 | GS8342D18AE-250 | SigmaQuad-II SRAM | 165-Pin BGA | 250 | С |
| 2M x 18 | GS8342D18AE-200 | SigmaQuad-II SRAM | 165-Pin BGA | 200 | С |
| 2M x 18 | GS8342D18AE-167 | SigmaQuad-II SRAM | 165-Pin BGA | 167 | С |
| 2M x 18 | GS8342D18AE-333I | SigmaQuad-II SRAM | 165-Pin BGA | 333 | I |
| 2M x 18 | GS8342D18AE-300I | SigmaQuad-II SRAM | 165-Pin BGA | 300 | I |
| 2M x 18 | GS8342D18AE-250I | SigmaQuad-II SRAM | 165-Pin BGA | 250 | 1 |
| 2M x 18 | GS8342D18AE-200I | SigmaQuad-II SRAM | 165-Pin BGA | 200 | I |
| 2M x 18 | GS8342D18AE-167I | SigmaQuad-II SRAM | 165-Pin BGA | 167 | - 1 |
| 1M x 36 | GS8342D36AE-333 | SigmaQuad-II SRAM | 165-Pin BGA | 333 | С |

^{1.} Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS834x36AE-300T.

^{2.} $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$



Ordering Information—GSI SigmaQuad-II SRAM

| Org | Part Number ¹ | Туре | Package | Speed (MHz) | T _A ² |
|---------|--------------------------|-------------------|-----------------------------|----------------|-----------------------------|
| 1M x 36 | GS8342D36AE-300 | SigmaQuad-II SRAM | 165-Pin BGA | 300 | С |
| 1M x 36 | GS8342D36AE-250 | SigmaQuad-II SRAM | 165-Pin BGA | 250 | С |
| 1M x 36 | GS8342D36AE-200 | SigmaQuad-II SRAM | 165-Pin BGA | 200 | С |
| 1M x 36 | GS8342D36AE-167 | SigmaQuad-II SRAM | 165-Pin BGA | 167 | С |
| 1M x 36 | GS8342D36AE-333I | SigmaQuad-II SRAM | 165-Pin BGA | 333 | I |
| 1M x 36 | GS8342D36AE-300I | SigmaQuad-II SRAM | 165-Pin BGA | 300 | I |
| 1M x 36 | GS8342D36AE-250I | SigmaQuad-II SRAM | 165-Pin BGA | 250 | I |
| 1M x 36 | GS8342D36AE-200I | SigmaQuad-II SRAM | 165-Pin BGA | 200 | I |
| 1M x 36 | GS8342D36AE-167I | SigmaQuad-II SRAM | 165-Pin BGA | 167 | I |
| 4M x 8 | GS8342D08AGE-333 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 333 | С |
| 4M x 8 | GS8342D08AGE-300 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 300 | С |
| 4M x 8 | GS8342D08AGE-250 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 250 | С |
| 4M x 8 | GS8342D08AGE-200 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 200 | С |
| 4M x 8 | GS8342D08AGE-167 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 167 | С |
| 4M x 8 | GS8342D08AGE-333I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 333 | I |
| 4M x 8 | GS8342D08AGE-300I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 300 | I |
| 4M x 8 | GS8342D08AGE-250I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 250 | I |
| 4M x 8 | GS8342D08AGE-200I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 200 | I |
| 4M x 8 | GS8342D08AGE-167I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 167 | I |
| 4M x 9 | GS8342D09AGE-333 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 333 | С |
| 4M x 9 | GS8342D09AGE-300 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 300 | С |
| 4M x 9 | GS8342D09AGE-250 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 250 | С |
| 4M x 9 | GS8342D09AGE-200 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 200 | С |
| 4M x 9 | GS8342D09AGE-167 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 167 | С |
| 4M x 9 | GS8342D09AGE-333I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 333 | I |
| 4M x 9 | GS8342D09AGE-300I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 300 | I |
| 4M x 9 | GS8342D09AGE-250I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 250 | I |
| 4M x 9 | GS8342D09AGE-200I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 200 | I |
| 4M x 9 | GS8342D09AGE-167I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 167 | I |
| 2M x 18 | GS8342D18AGE-333 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 333 | С |
| 2M x 18 | GS8342D18AGE-300 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 300 | С |

- 1. Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS834x36AE-300T.
- 2. $T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.$



Ordering Information—GSI SigmaQuad-II SRAM

| Org | Part Number ¹ | Туре | Package | Speed (MHz) | T _A ² |
|---------|--------------------------|-------------------|-----------------------------|----------------|-----------------------------|
| 2M x 18 | GS8342D18AGE-250 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 250 | С |
| 2M x 18 | GS8342D18AGE-200 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 200 | С |
| 2M x 18 | GS8342D18AGE-167 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 167 | С |
| 2M x 18 | GS8342D18AGE-333I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 333 | - 1 |
| 2M x 18 | GS8342D18AGE-300I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 300 | I |
| 2M x 18 | GS8342D18AGE-250I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 250 | I |
| 2M x 18 | GS8342D18AGE-200I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 200 | I |
| 2M x 18 | GS8342D18AGE-167I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 167 | I |
| 1M x 36 | GS8342D36AGE-333 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 333 | С |
| 1M x 36 | GS8342D36AGE-300 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 300 | С |
| 1M x 36 | GS8342D36AGE-250 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 250 | С |
| 1M x 36 | GS8342D36AGE-200 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 200 | С |
| 1M x 36 | GS8342D36AGE-167 | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 167 | С |
| 1M x 36 | GS8342D36AGE-333I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 333 | I |
| 1M x 36 | GS8342D36AGE-300I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 300 | I |
| 1M x 36 | GS8342D36AGE-250I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 250 | I |
| 1M x 36 | GS8342D36AGE-200I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 200 | I |
| 1M x 36 | GS8342D36AGE-167I | SigmaQuad-II SRAM | RoHS -compliant 165-Pin BGA | 167 | I |

- Customers requiring delivery in Tape and Reel should add the character "T" to the end of the part number. Example: GS834x36AE-300T.
 T_A = C = Commercial Temperature Range. T_A = I = Industrial Temperature Range.



Revision History

| File Name | Types of Changes Format or Content | Revisions |
|------------------------------------|---------------------------------------|--|
| GS8342DxxA_r1 | | Creation of new datasheet |
| GS8342DxxA_r1; GS8342DxxA_r1_01 | Content | Updated MAX tKHKH (Rev. 1.01a: Updated Note 4 in HSTL Output Driver DC Electrical Characteristics table) |
| GS8342DxxA_r1_01; GS8342DxxA_r1_02 | Content | Updated_tKHKH, tKHCH in AC Char table Added tKHKH and CQ Phase Distortion to AC Char table |
| GS8342DxxA_r1_02; GS8342DxxA_r1_03 | Content | Added Power-up Sequence section Added CZ operating currents data |
| GS8342DxxA_r1_03; GS8342DxxA_r1_04 | Content | Changed status to PQ |
| GS8342DxxA_r1_04; GS8342DxxA_r1_05 | Content | Added V _{REF} note to Pin Description table Updated FLXDrive-II Output Driver Impedance Control section Removed Preliminary banner due to production status |
| GS8342DxxA_r1_05; GS8342DxxA_r1_06 | Content | Revised AC Electrical Characteristics table (pg. 22); Removed Status column from Ordering Information table, Updated 165 BGA Package Drawing (pg. 32), Updated Four Bank Depth Expansion Drawing (pg. 11); Revised JTAG Port AC Test Conditions (pg. 31) Rev1.06b: Replaced omitted Coherency and PPQs Pass Through Functions diagram (pg. 13) (Rev1.06c: Editorial updates) |