


HP E2468A

Preprocessor Interface for the IBM PowerPC 403GA

For use with
HP logic analyzers

The Hewlett-Packard E2468A preprocessor interface provides an easy way to connect a Hewlett-Packard logic analyzer to a target system using the IBM PowerPC 403GA microprocessor. All necessary clocks are passed through by the preprocessor to the logic analyzer, ensuring that data is captured at the correct time. Software is shipped with the product that automatically configures the logic analyzer, generating labels for address, data, and status signals. Included with the software is a disassembler which displays execution traces in PowerPC 403GA microprocessor mnemonics. Instructions which are pre-fetched but not executed are marked in the trace display. Three modes of operation are available to the user: state-per-clock, which provides a complete display of all bus activity; state-per-transfer, which filters out wait and idle states; and timing analysis up to 500 MHz. Channel to channel skew is 1 ns.



HP E2468A
preprocessor
interface

Key Specifications

Inverse Assembler Features

All processor instructions are supported. In addition, disassembly is synchronized at branch addresses.

State Per Transfer Mode

In this mode, the logic analyzer records only those states in which the strobe (IOTV, TS6) is asserted. This mode filters wait and idle states.

State Per Clock Mode

When using this mode, address and data are captured on each CPU clock. This feature is useful in hardware validation and debugging of system crashes.

Timing Mode

All address, data and status lines are labeled on the logic analyzer display when making accurate timing measurements.

Logic Analyzers Supported

HP 16550A (1 required)
HP 16554A, HP 16555A, HP 16556A (2 required)
HP 1660A, 1661A

Number of Probes Required

Five, sixteen-channel probes are required for complete state disassembly. An additional three probes will monitor the remainder of the signal pins for timing measurements.

Target Signal Timing

Data must be valid for a 3.5 ns window with respect to the logic analyzer clock, which strobes the data into the logic analyzer on the rising edge.

Termination Required

No user-supplied termination is necessary as the logic analyzer probes are terminated on the preprocessor.

Evaluation Board Compatibility

The IBM Microelectronics' PowerPC 403GA Evaluation Board, which includes 20-pin termination headers for an HP logic analyzer, is supported by the 403GA configuration file of the E2468A.

Processor Supported

IBM PowerPC 403GA in a 160-pin PQFP package up to 50 MHz.
Note: HP E5335A PQFP adapter is required to probe the 160-pin PQFP package.

Signal Line Loading

10 pF and 100 k Ω on all signals.

For more information on Hewlett-Packard Test & Measurement products, applications or services please call your local Hewlett-Packard sales offices. A current listing is available via Web through Access HP at <http://www.hp.com>. If you do not have access to the internet, please contact one of the HP centers listed below and they will direct you to your nearest HP representative.

United States:

Hewlett-Packard Company
Test and Measurement Organization
5301 Stevens Creek Blvd.
Bldg. 51L-SC
Santa Clara, CA 95052-8059
1 800 452 4844

Canada:

Hewlett-Packard Canada Ltd.
5150 Spectrum Way
Mississauga, Ontario
L4W 5G1
(905) 206 4725

Europe:

Hewlett-Packard
European Marketing Centre
P.O. Box 999
1180 AZ Amstelveen
The Netherlands

Japan:

Yokogawa-Hewlett-Packard Ltd.
Measurement Assistance Center
9-1, Takakura-Cho, Hachioji-Shi,
Tokyo 192, Japan
(81) 426 48 3860

Latin America:

Hewlett-Packard
Latin American Region Headquarters
5200 Blue Lagoon Drive
9th Floor
Miami, Florida 33126
U.S.A.
(305) 267 4245/4220

Australia/New Zealand:

Hewlett-Packard Australia Ltd.
31-41 Joseph Street
Blackburn, Victoria 3130
Australia
131 347 ext. 2902

Asia Pacific:

Hewlett-Packard Asia Pacific Ltd
17-21/F Shell Tower, Time Square,
1 Matheson Street, Causeway Bay,
Hong Kong
(852) 2599 7070

Technical information in this document is subject to change without notice.